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Re´sume´
Ce travail de the`se pre´sente la conception et le de´veloppement d’un circuit inte´gre´
frontal analogique (AFE) pour un syste`me d’ e´lectroence´phalographie portable. L’ AFE
est constitue´ d’un un amplificateur ultra-basse tension et d’un Convertisseur Analogique
Nume´rique (ADC) Σ∆ en Temps Continu (CT). Ce syste`me AFE a e´te´ conc¸u dans une
technologie CMOS 0,35µm. Ce circuit de tre`s basse consommation est alimente´ avec
une tension de seulement 0,5V.
Afin de permettre un ve´ritable fonctionnement en tre`s basse tension, tous les tran-
sistors fonctionnent dans la re´gion de faible inversion. Le pre´-amplificateur se compose
d’un e´tage d’entre´e base´ sur une architecture de type cascode replie´ (OTA-FC) et un
d’un e´tage de sortie base´ sur un amplificateur de type “Current Source”.
Pour le convertisseur analogique nume´rique, une architecture de type Σ∆, com-
pose´e d’un modulateur a` temps continu (CT-Σ∆), a e´te´ choisi afin d’avoir une con-
sommation de puissance tre`s faible. Le filtre de de´cimation du convertisseur est base´
sur une architecture de filtre a` re´ponse impulsionnelle finie (FIR). Le Modulateur est
alimente´ avec une tension de seulement 0,5V alors que le filtre nume´rique ne´cessite une
tension de 1V.
Les re´sultats de test montrent que l’OTA a un gain de boucle ouverte de 38,8dB
pour le premier e´tage et de 18,6dB pour l’e´tage de sortie. Cet OTA a une largeurs
de bande pour le premier e´tage et le second e´tage de 10,23KHz et 6,45KHz, respec-
tivement. Les autres caracte´ristiques obtenues pour l’OTA sont: bruit de sortie de
1,4mV rms@100Hz et consommation de 1,89µW . L’ ADC quant a` affiche les car-
acte´ristiques suivantes: un SNR de 94,2dB, un ENOB de 15, 35bits, une INL de
+0,34/-2,3LSB, et une DNL +0,783/-0,62LSB avec aucun code manquant. Le Mod-
ulateur a une consommation de puissance de 7µW . L’ AFE propose´ dans ce travail
posse`de des caracte´ristiques qui le place parmi les plus performants compare´ aux autres
re´alisation de´crites dans la litte´rature. Les caracte´ristiques obtenues pour le circuit per-
mettent d’envisager sont utilisation pour des applications biome´dicales de tre`s basse
consommation telles que les dispositifs portatifs d’e´lectro-ence´phalographie (EEG).
En plus du modulateur de CT-Σ∆ de´veloppe´ en technologies CMOS 0, 35µm, un
autre modulateur a e´te´ conc¸u utilisant des technologies CMOS 0, 13µm, base´es sur le
temps discret. La simulation affiche un SNR de 92dB et un ENOB de 14.99dB pour
une fre´quence de sur-e´chantillonnage (OSR) de 150.
vi
Abstract
In this dissertation a full custom Analog Front End (AFE) integrated circuit (IC)
for an Electroencephalography system (EEG) is designed and implemented. The AFE
consists of an ultra-low voltage amplifier and a Continuous-Time Σ∆ Analog-to-Digital
converter (CT Σ∆ ADC). The AFE was implemented in 0.35 µm CMOS process tech-
nology, and it works with a supply voltage of 0.5V .
In order to provide a true low voltage operation, all the transistors are working in
the subthreshold region. The proposed preamplifier’s topology consists of an input stage
based on a folded cascoded amplifier and an output stage based on a current source
amplifier.
The CT Σ∆ Modulator was selected to provide a very low power dissipation. The
decimation stage is based in a Finite Impulse Response (FIR) filter. The Modulator
works with a supply voltage of 0.5V while the FIR stage, which was not optimized,
works with a 1V power supply voltage.
Testing results show that the OTA has an open loop gain of 38.8dB and 18.6 dB in
its 1st and 2nd stages, respectively. Also, the OTA device has bandwidths in its 1st and
2nd stages of 10.23KHz and 6.45KHz, respectively. Other obtained OTA character-
istics are: output noise of 1.4mV rms@100Hz and power dissipation of 1.89µW . The
ADC shows the following characteristics: SNR of 94.2dB, ENOB of 15.35bits, INL of
+0.34/-2.3 LSB, DNL +.783/-.62 LSB without missing single code. The modulator
dissipates only 7µW . The proposed AFE has one of the best performance among all
the devices reviewed in today’s literature. The AFE’s performance make it suitable for
biomedical low-power dissipation applications such as portable EEG devices.
In addition to the CT-Σ∆ modulator developed in 0.35µm CMOS technology, an
alternative Modulator was designed using a 0.13µm CMOS technology, based on the Dis-
crete Time counterpart. The simulation shows a SNR of 92dB and ENOB of 14.99dB
for an oversampling rate (OSR) of 150.
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Chapter 1
Introduction
Ce chapitre de´crit un syste`me ambulatoire d’interface-cerveau-ordinateur (BCI) et
les raisons qui ont motive´ ce travail de recherche . Les avantages de l’e´lectroence´phalographie
comme syste`me d’enregistrement sont e´galement expose´es. Une bre`ve description des
diffe´rents e´tages qui sont propose´s pour la re´alisation de l’interface, ainsi qu’un sche´ma
fonctionnel du syste`me entier sont e´galement pre´sente´s. Pour finir ce chapitre de´taille
le plan du document.
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1.1 Motivation
The Brain Computer Interface Systems (BCI) have become in recent years a grow-
ing field of research and development. Major efforts are to design interfaces for peo-
ple with motor disabilities who need better technologies to improve their interaction
with the environment. Ambulatory Brain-Computer-Interface (ABCI) helps people to
ameliorate this interaction and avoids the need to carry heavy and bulky equipment.
Moreover, this technology is also thought that can be used to control different kinds of
tools, e.g. industrial machinery.
The formal definition of BCI is illustrated in [1]: “A brain-computer interface is
a communication system that does not depend on the brain’s normal output pathways
of peripheral nerves and muscles”. There are different techniques that could be used
to monitor brain activity. For example, magnetoencephalography (MEG) is a non-
invasive technique of functional imaging, which detects weak magnetic fields associated
with the neural synapses. Likewise, positron emission tomography (PET) is a non
invasive technique that produce an image of the brain activity. PET is based in nu-
clear medical image techniques. Another technique is the magnetic resonance imaging
(MRI), that produces an image of the brain based on the principles of nuclear mag-
netic resonance (NMR). MEG, PET and MRI need high level of computer workstation
support as well as complex software algorithms. They use huge hardware modules and
therefore, these techniques are not used in ABCI applications due to their size and cost.
EEG signals have been well studied, their acquisition and processing are relatively
simple and a number of evidences show that individuals can control them. Further-
more, EEG is the most adequate technique to be used as a communication channel in
BCI systems. EEG signals could be converted into a command for an application, such
as controlling a wheelchair or a keyboard.
The EEG is a semi-invasive technique for recording electrical signals by placing
electrodes over the scalp. The electrical biopotentials produced by the brain activity,
can be captured by stationary and ambulatory EEG systems. Stationary systems are
used mostly in hospitals or clinics; ambulatory systems are used for recording EEG
signals throughout a 24 hours span while the patient maintains his normal life.
The EEG signals are mostly used in the detection of brain diseases such as, Parkin-
sons disease, brain tumors, epilepsy, brain death, narcolepsy, dementia and vertigo.
Nowadays, additional techniques to capture and to process EEG signals are used in
BCI systems as well.
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The necesity of ambulatory EEG for the BCI system and the trends of scaling
down the channel in CMOS technology drive the requirement to develop circuits that
work at ultra low voltage power supply. Moreover, low power dissipation is essential
in this system in order to have longer battery lifetime. In addition, the amplification
stage in their analog-front-end (AFE) must have enough gain and low-noise in the base
band to amplify the EEG signal (weak signals).
This work develop an ultra-low-voltage low-power AFE for an BCI ambulatory
system. The AFE consist of an ultra-low-voltage low-noise high gain amplifier and a
micropower Continuous-Time (CT) Σ∆ ADC.
1.2 Proposed ABCI system
Figure 1.1 describes the proposed EEG-based ABCI system in this thesis. The
AFE system consists of an ultra-low voltage OTA, and ultra-low-voltage low-power Σ∆
ADC. The signal acquired by electrodes placed over the scalp is amplified by means
of the ultra-low-voltage amplifier and then converted into a digital code in order to be
processed.
During the processing stage, the interference is subtracted out and an analysis is
performed in oder to send an application command via wireless. Some applications
include transmission commands to wheelchair, keyboard, cursor or even a machinery
control.
Figure 1.1: Proposed EEG-based ABCI system.
The EEG signal needs to be free from contamination. To achieve this the system
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substracts out the power line interference by means of adaptive noise cancelling (ANC)
filters. In [2] an architecture based in LMS with adaptive µ iteration gain has been
proposed. Not only the power line interference is present in the signal, but also bio-
artifacts. Consequently, after the first ANC the signal passes through the bio-artifacts
cancellation filters.
This work adresses the AFE development (see figure 1.2). A full custom OTA for
EEG signals has been developed and proposed. The AFE works at subtreshold region
in order to be a true ultra-low-voltage operation. For the first stage amplification an
OTA’s topology based in the Folded Cascode OTA is proposed. The ouput amplifica-
tion stage is based in a Current Source amplifier. The ADC conversion is performed
by a 2nd order micro-power Continuous-Time (CT) Σ∆ ADC with a 16bits dynamic
range. The AFE has been designed to operate at 0.5V.
Figure 1.2: Proposed Analog-Front-End
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1.3 Thesis Organization
This dissertation is organized as follows. Chapter 2 shows theory of BCI systems
and synthetizes previous work in this area. Also, the theory of electroencephalography
is presented in this chapter. Chapter 3 illustrates the theory for the CMOS low voltage
analog design, and for the Continuous Time Σ∆ Modulators. Also some reported work
in the research field of low voltage and low power circuits for AFE is shown. Chapter 4
shows the proposed Analog Front End developed in 0.35µm CMOS technology. Chap-
ter 5 describes the results of the test of the proposed system. Chapter 6 presents the
Discrete Time Σ∆ Modulator based on 0.13 µm CMOS Techonology. Finally, chapter
7 develops the conclusions of the research.
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Chapter 2
An Overview of Brain Computer Interface System
Dans ce chapitre une introduction du syste`me de BCI est pre´sente´e d’une fac¸on
pe´dagogique de sorte qu’un lecteur inexpert puisse comprendre. Les sections 2,1 et
2,3 proposent une description de´taille´e du BCI en de´crivant leurs composants princi-
paux, ainsi que leurs caracte´ristiques. On montre que le BCI n’utilese pas les signaux
pe´riphe´riques des nerfs mais utilisez les signaux e´lectriques e´voque´s au-dessus du cuir
chevelu; le BCI interpre`te le signal en tant que souhait d’un utilisateur et le convertit en
commande. Ge´ne´ralement les syste`mes de BCI consistent en trois modules principaux :
saisie du signal, traitement des signaux et pe´riphe´riques de sortie. D’ailleurs, une bre`ve
classification des syste`mes de BCI est pre´sente´e, o le principe d’exe´cution de chaque
syste`me est mis en valeur. La section 2,4 donne la classification de BCI base´e sur les
dispositifs d’EEG, parmi eux les plus communs sont BCI inde´pendants et de´pendants.
Une autre classification propose´es des BCI repose sur le signal e´lectrophysiologique
qu’ils utilisent. La section 2,5 de´crit les signaux et les me´thodes d’EEG pour enreg-
istrer ces signaux. L’EEG est la technique la plus approprie´e pour une utilisation dans
un syste`me BCI. Pour enregistrer les signaux d’EEG du cuir chevelu, une convention
appele´e 10-20 est utilise´e. D’ailleurs, les signaux d’EEG sont classifie´s en fonction de
leur fre´quence, les six groupes principaux sont : Beta, Alpha, Mu, Delta and Theta.
L’activite´ delta a les fre´quences les plus basses (0.5Hz a` 4Hz), tandis que l’activite´
gamma a les fre´quences plus hautes (35Hz a` 100Hz). L’amplitude du signal d’EEG est
normalement 50Vpp, cependant, il a des creˆtes de 150Vpp et dans quelques activite´s la
tension est aussi basse que 10Vpp. Par conse´quent, le syste`me d’acquisition du signal
doit pouvoir traiter des signaux de 0.5Hz a` 100Hz avec des amplitudes de 10Vpp a`
150Vpp. Finalement, la section 2,6 pre´sente l’e´tat de l’art ainsi qu’une bre`ve descrip-
tion des syste`mes BCI a propose´s par ces groupes de recherche. Les groupes de BCI les
plus importants sont: Wadsworth BCI, The Graz BCI, and Kostov and Polak BCI.
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Introduction
This chapter presents an insight to the Brain Computer Interface System (BCI).
Sections 2.1 to 2.3 expose a detailed description of the BCI. Section 2.4 gives the
BCI classification based on the key EEG features. Section 2.5 describes EEG signals
and methods for recording these signals. Finally, section 2.6 shows the state-of-the-art
literature wich presents a brief description of the BCI proposed by the majors research
groups.
2.1 Brain Computer Interface
BCI provides a new communication and control channel, for sending messages and
commands from the brain to the external world [1], i.e. the BCI interprets a wish of
the user and converts it into a specific command. In order to achive this, brain ac-
tivity must be monitored. Various methods for monitoring the brain could be used as
a channel of communication. They include, functional Magnetic Resonance Imagining
(fMRI), Magnetoencephalography (MEG), Positron Emission Tomography (PET) or
Electroencephalography (EEG), just to mention some possible applications.
Among these techniques, EEG is the more suitable for BCI application, since it
gives continuous and instantaneous recordings of the brain activity. Furthermore, EEG
requires relatively simple and inexpensive equipment. Studies have already demon-
strated correlations between EEG signals and actual or imagined movements and be-
tween EEG signals and mental task [1].
2.2 Functional blocks of a BCI
According to [1], a EEG BCI device consists mainly in the Analog-Front-End (Sig-
nal Aqcuisition) for EEG signals, the digital signal processing module, and an output
device.
2.2.1 Signal acquisition
The input signals of this module are comming from electrodes placed in the scalp
or could be generated by electrodes placed in the surface of the brain. It is common
the use of a special electrode cap, in which sensors are placed using the 10-20 system.
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The signal acquired is then amplified and digitized. The sampling rates are between
100-400 Hz.
2.2.2 Signal processing
The digitized signals are then subjected to variety of extractions like interference
and artifact removal, filtering, voltage amplitude measurements, and spectral analyses
among others. In these analysis also the signal features are extracted in order to find
the message encoded by the user .
After the signals features are interpreted, the signal is translated into a command.
For this purpose, algorithms that use linear techniques (classical statistical analyses)
or nonlinear methods (neural networks) could be used [10],[21], [22].
2.2.3 The output device
The most common output device used in the BCIs is the computer screen and
the output is the selection of targets, letter, or icons presented on it. Some BCI also
provide additional, interim output, such as cursor movement toward the item prior to
its selection.
2.3 BCI approaches
There are two classes of BCIs: dependent and independent. A dependent BCI
does not use the brain’s normal output pathways to carry the message, but activity in
these pathways is needed to generate the brain activity that does carry it [1]. In this
class of BCI, the user concentrates on few mental task, for example moving the eyes,
then the visual evoked potentials (VEP) are recorded by the electrodes placed in the
scalp. In this case the output is the EEG, but the EEG signal generation depends on
the nerves and muscles that activate the EEG signals.
On the other hand, an independent BCI does not depend in any way on the brain’s
normal output pathways. The message is not carried by peripheral nerves and mus-
cles, and furthermore, activity in these pathways is not needed to generated the brain
activity that does carry the message [1]. In this case the users must learn to regulate
their own EEG. For example, change the amplitude on a specific brain activity rythm.
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A BCI changes electrophysiological signals from mere reflection of central ner-
vous system (CNS) activity into the intented products of that activity: messages and
commands that act on the world. A BCI replaces nervous and muscles and the move-
ments they produce with electrophysiological signals and the hardware and software
that translate those signals into actions.
As a replacement for the brain’s normal neuromuscular output channels, a BCI
also depends on feedback and on adaptation of brain activity based on that feedback.
BCI operation depends on the interaction of two adaptive controllers: the user’s brain,
which produces the signals measured by the BCI, and the BCI itself, which translates
these signals into specific command.
2.4 Clasification of BCI
BCIs could be classified in diferents categories, were the more common are: inva-
sive and non-invasive, synchronous and asynchronous, universal and indivdual, online
and oﬄine and EEG features. They are here explained.
2.4.1 Invasive and non-invasive BCI
These BCI are based on EEG measured with the electrodes in the scalp. Invasive
BCIs records the electrical activity of the brain from the cerebral cortex. Microelec-
trodes pick up the recording of activity from a single neuron. An example of this
invasive method is the cortical neurons.
2.4.2 Synchronous and asynchronous BCI
Almost all the BCI systems work in synchronous mode. The user produce a spe-
cific mental task in a predefined time. In an asynchronous mode, the brain activity is
analyzed continuously, then the user can freely initiate the specific mental task. The
BCI needs to detect when the user tries to control and when the EEG signal does not
have a command.
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2.4.3 Universal and indivdual BCI
Universal BCIs rely on the assumption that by gathering EEG data from few
users it is posible to find a classification function that should be valid for everybody.
In individual BCIs, the fact that all the people are diferent, both physiologically and
psychologically are need to be considered.
2.4.4 Online and oﬄine BCI
Online BCI extracts the signal, classify the command and control the device in
real-time. In oﬄine BCI, the signal is recorded for later processing. This BCI are
mostly used to examine electrode position, extraction algorithms, classifiers, etc.
2.4.5 EEG features
BCI systems could be also sorting according to the electrophysiological they use,
we have the following groups of signals to be captured: visual evoked potentials, mu
and beta rythms, slow cortical potentials, P300 evoked potentials and corticals neurons.
Visual Evoked potentials
In this system the visual evoked potentials (VEP) is recorded from the scalp, over
the visual cortex, in order to determine the direction of the eye gaze. VEP systems
evaluate the visual nervous system from the eye to the brain.
VEPs communication system depend on the user’s ability to control gaze direc-
tion. Thus they perform the same function as system that determine gaze direction
from the eyes themselves, and can be categorized as dependent BCI systems [1].
Mu and beta rythms
In awake people, primary sensory or motor cortical areas often display EEG activ-
ity with frequencies of 8 to 13Hz when they are not engaged in processing sensory input
or producing motor output. It is called mu rythm when focused over somatosensory
cortex, and alpha rythm when focused over visual cortex.
It has been reported that mu and beta rythm amplitudes serve as a very effective
input for BCI. The preparation of the movement, followed by an execution produce
a power reduction in certain frequency bands. This power reduction is referred to as
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Event-Related Desynchronization (ERD). On the other hand, the power increase indi-
cates relaxation, Event-Related Synchronization (ERS).
Slow cortical potentials
Slow cortical potentials (SCP) consists of potentials shifts recorded over the scalp
that occur over periods from 0.5 to 10 seconds. Negative SCPs are typically associated
with movement and other functions involving cortical activation, while positive SCPs
are usually associated with reduced cortical activation.
During the first 2 seconds, the system records the initial voltage level. During
next 2 seconds, the user tries to increase or decrease the level voltage of the SCP by
target selection. The user needs to train 1-2h per day over weeks or months. When
they achieve an accuracy of 75%, they are switched to a language support program,
which allows a selection from up to 3 letters per minute [10].
P300 evoked potentials
Infrequent or particulary significant auditory, visual, or somatosensory stimuli,
typically evoke in the EEG over parietal cortex a positive peak at about 300ms.
A P300 based BCI has an apparent advantage in that it requires no initial user
trainning: P300 is a typical response to a desired choice. However, such technique
remind us of limited to letter or symbol selection paradigms. Reference [3] presents
a BCI for typing a 5 letter per minute evoked potentials. In that system, the user
employ a matrix of symbols of 6X6, its rows or colums flash alternatively each 125ms
in a random order, a complete trial of 12 flashes. The user then selects a symbol by
counting how many times the row and column are computed.
Cortical neurons
So far, one user has learned to control neuronal firing rates and uses this control to
move a cursor to select icons letters on a computer screen. By using activities to control
one dimension of cursor movement and residual EMG to control the other dimension
and final selection, communication rates of up to about 3 letters per minute have been
achieved. While training has been limited by illness recurrence and medication effects,
the results have been encouraging and suggest that more rapid and accurate control
should be posible in the future [1].
11
2.5 Electroencephalography
2.5.1 Electrodes for EEG
The scalp electrodes are the most usual electrodes in rutine EEG recordings. They
are commonly made of AgCl with diameters between 4 to 10mm. Other types of elec-
trodes like are made of gold or platinum; however their use is not frequent [4]. AgCl
electrodes are very popular among other types because they are easy to handle and
place and they have lower resistance compared to the gold or platinum electrodes.
The resistance of an electrode is approximately of hundreds of ohms. In agreement
with the EEG international standard, the electrode resistance must be in the order of
100-500 Ω.
The subcutaneous electrodes are made of stainless steel or platinum. Their length
is about 10mm and their diameter is 0.5mm. These electrodes have several disadvan-
tages; their positioning is painful, and its resistance is greater than the one for scalp
electrodes (10-15 KΩ). Furthermore, this type of electrodes may cause infections [5].
Another type of electrode is the clip electrode. Their properties are similar to
those of scalp electrodes. These electrodes are commoly used in the EEG recording to
provide a reference [5].
Finally, the depth electrodes are arrays designed specifically for the direct interac-
tion with the brain in order to measure voltages that can not be measured with scalp
electrodes. They are placed through the surgical procedures [5].
Figure 2.1 show the types of electrodes for EEG recording.
2.5.2 10-20 system
The International Federation Commite Society of Electroencephalography and
Clinical Neurophysiology (IFSECN), recommends a standard to set up electrodes over
the scalp. Such standard is known as a 10-20 system. The ”10” and ”20” refer to the
fact that the actual distances between adjacent electrodes are either 10% or 20% of the
total front-back or right-left distance of the skull.
The American Society of Clinical Neurophysiology recommends the use of at least
21 electrodes. The electrodes with odd number are placed on the left and electrodes
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Figure 2.1: Types of electrode for EEG recording. [5]
with even number are placed on the right of the head. The letters specify an anatomical
area; e.g. “F” means frontal, the electrodes between the ears are specified by “Cz”.
The electrodes T3 and T4 of this system are referenced as a T7 and T8 in extended
systems; and the electrodes T5 and T6 are referred as a P7 and P8 in the new nomen-
clature. See figure 2.2
Figure 2.2: EEG electrode 10-20 system. [5]
The EEG helps physicians to study and analyze electrical activity in the brain [6].
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2.5.3 Recording scheme
The most popular schemes for brain activity measuments in the 10-20 system are:
Bipolar and Referential.
The bipolar scheme performs diferential measurements between pairs of electrodes.
The advantage of using recordings of close electrodes is the cancellation of distant elec-
trical events common to both electrodes. Other advantage is the easy localization of
focal abnormalitys [6]. In the bipolar scheme, both inputs are connected to active
electrodes. Not single electrode is common to all channels. This scheme links pairs of
sequential electrodes in longitudinal lines or coronary.
The referential scheme has remarkable advantages over the bipolar. For example,
allows a variety of calcualted references like averages references, laplacian references
and even customized references for patients. However, the referential scheme also has
disadvantages; if the reference is interrupted or has high impedance, the noise will
predominate in all the channels [5]. In this scheme, one electrode as a reference is con-
nected to the less negative input of each amplifier. Ideally, for each pair of electrodes
in the channels, only one is active. This situation is never achieved since the reference
electrode also contribute in the output signal. The most common reference include: A1
and A2, A1 and A2, Cz and the average reference.
2.5.4 EEG signals features
The EEG signals are electrical events with low frequencies recorded by scalp elec-
trodes. The typical amplitude of the signal is around 50µVpp, but also can reach values
as high as 150µVpp (Delta waves) [7].
The EEG is used to detect cerebral abnormalities like Epilepsy, arterial abnormal-
ities, tumors, hemorrhages, cerebral tissue damage, etc.
The age and status of the patient are the only information that is required be-
fore starting the EEG analysis. The status of the patient means the general clinical
status of conscience in which the patient is; for example, alert, letargic, stupor and
semicomatose. It also means the physiological variations of wakefulness and levels of
dream that occur during the EEG recording. The electrical activity varies according to
the patient’s age; i.e. a particular activity that is normal for certain age is completely
abnormal for a different age. During the EEG recording, the patient is put under
different stimuli, such open and close eyes, flashing light, repetitive movements of the
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extremities, sensorial stimulation and hyperventilation [7].
The analysis of EEG signal is complex due the large amount of information that is
received by each electrode. Different waves are sorted by their main frequencies and in
some cases by their shapes. There are six main groups [8] that are described as follows.
Beta activity
Generally the Beta activity is asociated to signals having frequencies between
13Hz and 30 Hz, and voltage levels between 5µV and 20 µV . Figure 2.3 shows the
beta activity. Beta wave is related to the reasoning, attention and focusing. It can
reach 40Hz during the intense mental activity [8].
Activity with frequencies greater than 13Hz can be found in adults and normal
children. The Beta activity is divided into three ranges. The most common is between
18 and 25 Hz, the less common is between 14 and 16Hz, and finally the uncommon is
found between 35 and 40 Hz. In approximately 98 % of the awake adults and normal
children the voltage is less than 20µV ; in the 70% is less than 10 µV . The Beta activity
with voltages greater than 25µV is considered abnormal [5].
The Beta activity between 18 to 25Hz increases during the rapid eye movements
(REM) dream and usually decreases during the depth dream [6].
Figure 2.3: Beta activity waves [5] and asociated spectrum [8].
Alpha activity
This activity is related to frequencies between 8Hz to 13Hz, and amplitudes from
30 to 50 µV . The Alpha waves had been related with mental relaxation and poor inter-
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est in something. This activity has a considereable presence in the occipital and in the
frontal cortex areas [8]; however in the occipital area the activity decreases with the age.
The alpha activity has strong relationship with the blood flow and even it is
present in anesthesiated patients.
In the 75% of normal adults, Alpha activity reach 45µV in amplitude while for
children is uncommon to find voltage levels of less than 30µV [5].
This activity can be altered through the physiological changes and mental activity
such as anxiety.
Mu activity
Mu activity produce a spontaneous signal around 8 to 10Hz and is the central
rythm of the Alpha activity. Figure 2.4 shows the mu activity. It can be meassured in
the motor cortex [8]. This activity dissapears in the opposite emisphere to the moving
extremity. Its precence is associated to attention and it reinforces when there is no
movement [5].
Figure 2.4: Wave [5] and spectrum of Alpha activity [8].
Delta activity
The Delta activity has frequencies between 0.5Hz and 4Hz, with variable ampli-
tude. The Delta signals are associated to the dream activity and if they are found in
the awake patient, it indicates a brain disfunction. It is easy to confuse this activity
with artifacts [8].
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Gamma activity
The range frequencies in this activity are 35Hz to 100 Hz. This activity is asso-
ciated to congnitive functions such as attention, learning and memorization.
Intracraneal recordings of this activity have been reported during the visual, hear-
ing and sensomotor activities [5].
Theta activity
The range frequencies in this activity are 6 and 7Hz, with an amplitude greater
than 20 µV . Figure 2.5 shows the Theta activity The mental stress, like frustation,
reinforce the Theta activity in the frontal area. The Theta activity is also associated
to the inspiration and depth meditation whose dominant frequency is 7Hz [8].
Figure 2.5: Waves [5] and spectrum of Theta activity [8].
2.6 State of the Art
2.6.1 EEG devices
Presently, there is a wide range of stationary and ambulatory EEG systems avail-
able. Stationary EEG systems are only used in hospitals due to their size. Their main
features are: 16 to 128 channels, sampling frequency of at least of 200Hz and 16 to
22 bits of digital resolution. On the other hand, ambulatory systems are used in con-
tinuous patient monitoring (24 hours) and their size is similar to a CD player. Their
main features are: 16 to 32 channels, sampling frequency of at least 200Hz, 16 to 22
bits of digital resolution and 0.9 to 1.4 kilograms in weight. Also, some ambulatory
systems have integrated wireless communication to transfer data to a server that holds
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a database available to physicians. These systems can store data anywhere from 24 to
72 hours. Figure 2.6 shows a stationay and an ambulatory EGG systems.
Figure 2.6: EEG recording systems. Left: Stationary system. Right: Ambulatory system (Grass
Telefactor)
Concerning electrode placement, even the specialists require about 20 minutes.
Recently EEG caps where the electrodes are pre-positioned according to the 10/20
standard, are used [9].
2.6.2 BCI devices
Here the most important proposed EEG based BCI are presented. The BCI pro-
posed by Wadsworth Center use the self-regulation of the mu or beta rythms, and the
proposed by the University of Graz, Kostov and Polak are based on the pattern recog-
nition approach.
Wadsworth BCI.
Wolpaw, McFarland et al. designed a BCI at Wadsworth Center. The BCI pro-
posed is based on the self-regulation of the 8-12Hz mu or the 13-29 Hz beta rythms.
People learn to control those signals and use the signals to move a cursor in the one
or two dimensions to targets on a computer screen. Figure 2.7 shows how the user
increases and decreases the amplitude of a 8-12Hz mu rythm, for moving the cursor to
the top and the bottom respectively.
In the system proposed in [10], a 64 EEG channels were used to record signals
from 4 subjects, where each channel was referenced to the electrode in the rigth ear.
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Figure 2.7: Sensorimotor rythm BCI.
The signal was sampled at 128Hz. The feature extraction was done by autoregressive
algorithms. A trainning is needed for periods of 30 min per session having 2-3 sessions
per week during 2-3 weeks. This BCI is used to answer simple yes/no questions with
accuracies of > 95%, references [11] and [12] are examples of these BCIs. Moreover,
some efforts has been made on applications like answering simple questions or basic
word processing [13].
Other work has been redirected to the improvement of spatial filters that match
the spatial frequencies of the user’s mu or beta rhythms, autoregressive frequency anal-
ysis that permits more rapid device control [14], [15], [16].
The BCI2000 was also proposed by Wolpaw, and is a general purpose and dis-
tributed BCI system. This BCI can describe a wide variety of present and future BCI
systems. BCI2000 can incorporate alone or in a combination any brain signals, signal
processing methods, output devices, and operating protocols [17].
The Graz BCI.
This BCI was started by Pfurtscheller in the Graz University of Technology. This
BCI system is based on the detection of the ERF and ERS of mu and beta rythms
during motor imagery.
References [18], [19], [20] show the efforts that had been made on distinguishing
between the EEG associated with imagination of different simple motor actions and
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thereby enabling the user to control a cursor or an orthotic device that open and closes
a paralyzed hand.
In the BCI proposed in [21], classification of EEG patterns during five mental task
has been done. In the standar protocol, the user first participates in an initial session
to select a motor imagery paradigm. The timing interval was 5.25 seconds per trial.
The EEG signal was recorded by 29 electrodes and digitized by a samplig frequency of
246Hz. The signal was filtered between 0.5Hz-30Hz.
Kostov and Polak BCI.
Kostov and Polak reported in [22] a BCI control based on the pattern recognition
approach, that controls a cursor in one and two dimensions. EEG has been recorded by
an array of 28-electrodes arranged according to the 10-20 electrode system. The signal
was digitized at 200Hz samplig rate. The features were extracted form C3, C4, P3 and
P4 electrodes by means of autoregressive parameters feature extraction. Trainning is
needed for about 30 minutes per session.
In the work reported in [23], an autoregressive parameters from 2 to 4 locations
are converter to a cursor movements by means of an adaptive logic network.
The principal goal of Kostov BCI is to develop a range of applications by using
two dimensional cursor control. The BCI reported by F. Karmali, et al [24] is an ap-
plication example of this BCI.
2.7 Conclusions
In this chapter an insight of the BCI system was presented. It was stated that
BCI does not uses peripherial nerves signals but uses electrical signals evoked over the
scalp; the BCI interprets that signal as an user’s wish converting it into a command.
In general, BCI systems consists in the three main building blocks: signal acquisition,
signal processing and the output device. For the BCI system exists a variety of sorting,
among them the most common are independent and dependent BCI, and the other
type classifies the BCIs according to the electrophysiological signal they use.
The EEG is the more suitable technique to use in the BCI system. For recording
the EEG signals from the scalp, a convention called 10-20 is used. Moreover, the EEG
signals are classified according their frequency, the six main groups are: Beta, Alpha,
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Mu, Delta and Theta. Delta activity has the lower frequencies (0.5Hz to 4Hz), while
Gamma activity has the higher frequencies (35Hz to 100Hz). The Amplitude of the
EEG signal is normally 50µVpp, however, it has peaks of 150µVpp and in some activities
the voltage is as low as 10µVpp. Therefore, the signal adquisition system must be able
to process signals from 0.5Hz to 100Hz with amplitudes from 10µVpp to 150µVpp.
In the last section of this chapter, the works developed in the most important BCI
research groups were presented. The most important BCI groups are: Wadsworth BCI,
The Graz BCI, and Kostov and Polak BCI.
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Chapter 3
Theoretical Background
Ce chapitre pre´sente les principes the´oriques mis en oeuvre dans le de´veloppement
du syste`me d’AFE (Analog Front End) propose´. Le chapitre commence par une in-
troduction aux techniques de conception de basse tension utilise´es dans les technolo-
gies CMOS. Dans la section 3,1 des tendances futures des technologies CMOS sont
pre´sente´es. Cette section pre´sente ensuite les techniques principales de circuits de basse
tension: composite transistor, lateral BJT, forward-biased bulk-source et bulk-driven.
Si ces techniques fonctionnent en inversion forte, il y a une limitation principale : la
tension d’alimentation ne pourrait pas eˆtre infe´rieur a` la somme de la tension de seuil
des transistors empile´s. Par conse´quent, la re´duction de la tension d’alimentation a pu
eˆtre possible en polarisant ces circuits dans la region d’inversion faible.
Dans la section 3,2, la the´orie de transistors de CMOS fonctionnant dans l’inversion
faible est pre´sente´e. Dans ce mode de fonctionnement la caracte´ristique des transistor
est exponentiel et les dispositifs ont besoin au moins de 3UT afin d’avoir de bonnes
line´arite´s. Dans la section 3,3, la the´orie du bruit dans des dispositifs CMOS est
pre´sente´e, le bruit flicker et le bruit blanc sont introduits.
Dans les sections 3,4, 3,5 et 3,6, les architectures de CAN sonjt pre´sente´es. Le
choix de l’architecture en fonction des contraintes du projet est pre´sente´. L’architecture
choisie est le CT-Σ∆CAN. Cette architecture est choisie en raison de la faible consom-
mation attendue et de la haute re´solution possible. La the´orie du modulateur Σ∆ est
base´ sur les re´fe´rences [25] (sous-sections 3,6,1-3,6,3) et [26] (sous-sections 3,6,4-3,6,7).
La section 3,7 pre´sente la situation actuelle des amplificateurs de basse tension et les
CAN Σ∆. La section 3,8 conclue ce chapitre.
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Introduction
This chapter presents the theory behind the developments of the proposed AFE
system. The chapter begins with an overview of the low voltage design techniques
used for standard CMOS processes. In section 3.1 the trends in the future CMOS
technologies are shown. Moreover, this section presents the main low voltage circuits
techniques: the composite transistor, the lateral BJT, the forward-biased bulk-source
and the bulk-driven technique. In section 3.2, the theory of CMOS transistors operating
at subthreshold region is presented. In section 3.3, the therory of noise in CMOS
devices is presented, in which the icker noise and white noise are introduced. In sections
3.4, 3.5 and 3.6, the ADC architectures, the selection of the ADC architecture and the
theory of the selected ADC is respectively presented. The selected architecture is the
CT-Σ∆ ADC. It is selected due its good performance for high resolution and low power
consumption. The theory of Σ∆ Modulation based upon references [25] (subsections
3.6.1 to 3.6.3) and [26] (subsections 3.6.4 to 3.6.7). Finally, section 3.7 illustrate the
state-of-the-art in designing low-voltage ampliers and Σ∆ ADCs.
3.1 Low-voltage design techniques for standard CMOS
technology
The trends of portable devices justify the necessity of very low voltage power sup-
ply and power dissipation systems such as ABCI systems, pacemakers, hearing aids,
mobile communications and a wide variety of consumer products. Low power dissi-
pation is essential in these systems to have a long-life battery and is even essential in
battery-less systems.
The analog power supply must be at least the sum of the magnitudes of the
n-channel and p-channel thresholds [28]. The threshold voltages in future CMOS tech-
nologies may not decrease much below the values that are available nowadays. Low-
voltage circuits in the future will be incompatible with the standard CMOS technology.
Consequently, low-voltage circuit techniques are required to make compatible future
CMOS technologies with future low-voltage requirements. Figure 3.1 shows the trends
of the threshold voltage from the 1µm to the 22nm CMOS process.
This section address the novel low-voltage circuit techniques that are compatible
with todays CMOS technology. Furthermore, this chapter also address the limitation
of low-voltage power supply.
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Figure 3.1: Supply voltage and threshold voltage of differents technologies. (Taken from [27])
3.1.1 The Composite Transistor
The composite transistor is based on the regulated-cascode current sink/source
[28] and is also known as the self-cascode technique [29] and as the super-transistor
[30]. It consists of a cascode configuration and a series feedback loop that increase the
small signal output resistance and yet minimizes the voltage drop across the output of
the current sink/source.
The composite transistor technique is depicted in the figure 3.2. The transistor T1
is used as input device, converting the input voltage v1 into a drain current io that flows
through the drain to the source of the T2. To reduce channel-length modulation, VDS
of the transistor T1 must remain stable, this is performed by a feedback that consists
of an amplifier (transistor T3 and I1) and T2 used as a follower [30].
Figure 3.2: Composite transistor. (Taken from [30]).
The composite transistor technique provides a high output impedance with larger
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voltage headroom than the conventional cascode structures. Note that it is not neces-
sary to have different thresholds voltages, VT1 > VT2 [31]. Moreover, with this technique
transistor could be used with minimum sizes obtaining small circuit area while having
good frequency response and high dc gain.
3.1.2 The Lateral BJT
This technique is a solution to overcome the threshold limitation. When the volt-
age in the gate is negative enough (approximately −VG > 0.6V ) the ID-VS relationship
becomes independent of VG, staying exponentional up to much higher values of current,
with a slope n equals to UT . Figure 3.3 shows the cross-section of a NMOS transistor
and the current flow in bipolar operation.
Figure 3.3: Cross-section of a NMOS transistor implemented in a p-well technology and its symbol.
(Taken from [32]).
The lateral bjt n-p-n is combined with the vertical n-p-n. Emmiter current IE is
divided into a base current IB, a lateral collector current IC , and a substrate collector
current IS. However, emitter current gains can be large (β = IC/IB and βs = IS/IB).
By minimizing the emmiter area and the lateral base width, and by having the em-
miter surrounded by the collector, the ratio IC/IS is incremented improving the device
performance. The presence of the gate that pushes the flow of diffusion carriers away
from the surface might even improve the device with respect to normal lateral bipolars
[32].
This solution has added the advantage of much less 1/f noise because current flow
in the bulk of the material. Moreover, an additional advantage of the lateral BJT is its
low value of vCE which is also important in low voltage analog circuits. However, the
lateral BJT requires turn on voltages of 0.6V to 0.7V which do not provide that much
advantage over the MOSFET.
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3.1.3 Forward-Biased Bulk-Source
This technique is based in reducing the threshold voltage through a forward bias
on the well-source junction. The standard relationship used to predict the reverse bias
influence is [33]:
Vt = Vt0 + γ[
√
2φ− VBS −
√
2φ] (3.1)
where Vt0 is the threshold voltage for zero substrate bias (VBS = 0V ), γ is the bulk
threshold parameter, and φ is the strong inversion surface potential of the MOSFET
in the well.
Figure 3.4 depicted the cross-section of a CMOS device using this technique which
also includes the parasitic vertical BJTs.
Figure 3.4: Cross-section of forward bias NMOS transistor (Taken from [33]).
The bulk current, IB, is the base current of the vertical NPN BJTs and appears
at the drain or source as (βF IB). Although these currents are dc and βF is generally
small, they are undesirable. The bulk current remains below 100nA for bulk-source
voltages as high as 0.5V [33].
The noise characteristics are identical whether the bulk-source is forward-biased
or not.
3.1.4 Bulk-Driven MOSFETs
The bulk-driven MOSFET concept was proposed by A. Guzinski, et. al in 1987,
as active components in an OTA differential input stage. The objective of bulk-driven
differential amplifier was to improve the linearity and to yield a small gm. In 1998 a
1V op-amp was designed by P. E. Allen et al using the depletion characteristics of the
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bulk-driven MOSFET in order to achieve the low voltage requirements.
Bulk-driven is perhaps the most significative solution to the threshold limitation.
A CMOS crosssection diagram illustrating this technique is shown in the figure 3.5.
Figure 3.5: Cross-section of bulk-driven MOSFET (Taken from [33]).
Normally, when using a MOSFET as part of an amplifier, the signal is fed in the
gate and the bulk is tied to a bias voltage. In bulk-driven MOSFET, the signal is
fed into the bulk and the gate is tied to a bias voltage that is sufficient to turn it on.
The current flowing from the source to drain is modulated by the reverse bias on the
bulk -channel junction. The result is a junction field-effect transistor with the bulk as
the signal input. Consequently, the bulk driven configuration illustrates a high-input
impedance depletion device that requires no DC bulk-source voltage for current flow
[33].
The transconductance characteristics are depicted in the figure 3.59.
The large-signal equation for the bulk-driven MOSFET is [34]:
iD =
K ′W
L
(VGS − VT0 − γ
√
2φF − vBS + γ
√
2φF − n
2
vDS) (3.2)
for vDS ≤ VDSsat, and
iD =
K ′W
2nL
(VGS − VT0 − γ
√
2φF − vBS + γ
√
2φF )
2(1 + λvDS) (3.3)
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Figure 3.6: Measured linear ID Vs. VBS for the bulk-driven MOSFET and VGS for the standard
MOSFET (Taken from [28]).
for VDS ≥ VDSsat, where
n = 1 +
CBC
Cox
+
qNFS
Cox
= 1 +
γ
2
√
φj − VBS
= 1 + η = 1 +
gmb
gm
(3.4)
and
VDSsat =
vGS − VT
n
(3.5)
The small-signal transconductance is given by [34]:
gmbs =
γ
√
2K ′N(W/L)ID
2
√
2|φF | − VBS
(3.6)
Advantages of using bulk-driven devices are [35]:
– Bulk-driven differential pairs in op-amps significantly improve the Input Common-
Mode Range (ICMR) since it allows an extension in its signal range on the negative
side. With an appropiate design, the device can remain saturated over the entire rail-
to-rail ICMR.
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– Bulk-driven current mirrors, can eliminate the large voltage drop across the
input device. This is because the voltage drop across the input device VDS, which is
equal to the bulk-to-source voltage VBS, does not need to be greater than the threshold
voltage VT for proper operation. The cascode configuration, can be used to improve
current matching and increase the finite output impedance of the current mirror.
Nevertheless, the bulk-driven also has disadvantages [28]. The main disadvantage
is its parasitic input capacitance. This decreases its frequency response as fT diminishes
according to the following equations [34].
fT,gate−driven ≈ gm
2πCgs
(3.7)
fT,bulk−driven ≈ gmb
2π(Cbs + Cbsub)
=
ηgm
2π(Cbs + Cbsub)
(3.8)
3.1.5 Limitations of circuits in strong-inversion working with
low-voltage power supply
The described low voltage techniques show good performance working in strong-
inversion region. The composite transistor has, perhaps, the better performance again
short channel modulation, while having low VDS(composite), being a good candidate for
low-voltage applications. However, the transistors in its feedback loop must remain
saturated as possible, having larger VDS(sat).The lateral BJT is a powerful device that
could be used to reduce the amount of 1/f noise, while having high gain. Nevertheless,
using higher gate voltages to turn it on is inevitable. The forward biased technique uses
the bulk of the MOSFET to reduce the VTH of the transistor allowing lower VDS(sat).
Unfortunately, the VBS activate a parasitic transistor producing undesired currents.
Finally, the bulk-driven technique uses the MOSFET’s bulk as input terminal
avoing in some degree the threshold limitation. However, the values of the VGS must
be at least the VTH of the transistor in order to keep it on the saturation region.
All the presented techniques except the composite transistor, could work in strong-
inversion and subthreshold region. Nevertheless, operating at low power supply voltages
in strong-inversion brings some important limitations. The first limitation and perhaps
the most important is the threshold voltage. In CMOS technology, the power supply
must be at least VDD+VSS ≥ VtN+VtP such that the circuit work in strong inversion [33].
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The second limitation is related to the decreased channel length of today and fu-
ture submicron CMOS technologies that impact in much larger channel length modula-
tion effect. This results in poor signal gains because the small signal output resistance
of the MOSFETs has decreased [33].
The last limitation is the lack of good analog models for deep submicron technolo-
gies and for low voltage operation. This results in the use of longer channel lengths than
necessary in order to have more reliable models. Consequently, the full perfomance of
submicron technologies is not utilized [33].
Due to the trend of scaling the transistors down, techniques for operating circuits
at supplies voltages as low as 0.5V are needed. Therefore, the techniques presented
working in strong-inversion region are not suitable, since most of them require at least
a supply voltage equal to the sum of the threshold voltage of the stacked transistors,
in order to work properly. Those limitations generate the necessity to work at sub-
threshold zones, allowing the reduction of the supply voltage. Some of these techniques
could be used as well in subthreshold operation, having advantages over working in
strong-inversion. For example, the feedforward technique could be used to reduce the
amount of threshold voltage, increasing the inversion level, while at ultra-low voltage
supply voltage, the parasitic transistors are not turned on avoing undesired currents.
In conclusion, circuits working in the subthreshold region allow the reduction of
power supply voltage, while some of the presented techniques could still be used to
improve the performance of the circuits. The pertinent theory of transistors working
in the subthreshold region is presented in the next section.
3.2 Subthreshold
When the VGS in the MOS transistor is less than the threshold voltage (VT ), the
device works in subthreshold or weak inversion. In the subthreshold region the ID curve
changes from quadratic behavior to exponential behavior.
Some assumptions are needed in order to develop the model. Channel effects are
negligible. Generation currents in the drain, channel, and source depletion regions are
negligible. Source and drain currents are equal, density of fast surface states and fluc-
tations of surface potentials are all negligible.
Then the Barron’s derivation [36] can be easily extended to the case of nonzero
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source-to-substrate voltage. For a N-channel transistor:
ID = SµU
2
T (
1
2
qǫsni)
1/2e−3φ/2UT
eψs/UT
(ψs − UT )1/2 (e
−VS/UT − e−VD/UT ) (3.9)
where S is the geometrical shape factor of the transistor (W/L), µ is the mobility
of carriers in the channel, UT is the thermal voltage (kT/q), ǫs is the permitivity of the
Si, φ is the bulk Fermi potential, ψs is the surface potential, VS the source-to-substrate
voltage, VD the drain-to-substrate voltage, VG is the gate-to-substrate voltage and ID
is the drain current.
Equation 3.9 is valid for:
4UT + φ+ VS < ψs < 2φ+ VS (3.10)
On the other hand, the surface depletion capacitance Cd can be expressed as:
Cd = (
1/2ǫsqni
ψs − UT )
1/2eφ/2UT (3.11)
Inserting 3.11 into 3.9, yields:
ID = SµU
2
TCde
−2φ/UT eψs/UT (e−VS/UT − e−VD/UT ) (3.12)
Due to the very slow variation of Cd with ψs, ID shows an exponential behavior
on ψs/UT .
Variations of the gate-to-susbtrate voltage VG are shared between the oxide ca-
pacitance per unit area Cox and the semiconductor total surface per unit area Cs.
Therefore,
∂ψs
∂VG
=
Cox
Cox + CS
= 1− CG
Cox
(3.13)
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where CG is the gate capacitance per unit area.
According to 3.13, ψs is linearly depending on VG in the range:
4UT + φ+ VS < ψs < 2φ+ VS − 2UT (3.14)
Then inside this range ID take the form of:
IDS = IDO
W
L
eVG/nUT (e−VS/UT − e−VD/UT ) (3.15)
where IDO is the characteristic current, n is the slope factor, UT is the thermal
voltage (kT/q) approximately 26mV at room temperature. The above equation is also
applicable for p-channel transistors by changing the signs of VG, VS and VD.
By definition, the gate transconductance can be found from equation 3.16:
gmd =
∂IDS
∂VGS
=
1
nUT
IDS (3.16)
The small signal source conductance can be found from equation 3.17 as:
gds =
∂IDS
∂VDS
=
1
UT
IDO
W
L
eVG/nUT e−VS/UT e−VDS/UT (3.17)
When VDS is less than 3UT the device shows a poor linear behavior. On the other
hand when VDS ≫ 3UT the conductance is almost constant [38].
3.3 Noise in CMOS transistors
3.3.1 Thermal noise
Thermal noise in resistances
Random movement of electrons in a conductor produce low voltage fluctuations
that can be meassured through the conductor and they are independent of the current
that flows into the component. Therefore, the thermal noise spectrum is proportional
to the absolute temperature.
The resistance thermal noise model is depicted in the figure 3.7 and its power
spectral density (PSD) is:
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Sv(f) = 4kTR, f ≥ 0 (3.18)
where k = 1.38× 10−23 J/oK is the Boltzman constant, T is the absoulte temper-
ature and R is the resistor value. The thermal noise can be assumed as white noise,
but it is only flat below 100THz.
Figure 3.7: Voltage source thermal noise in resistor.
The thermal noise is:
V¯ 2n = 4kTR∆f (3.19)
where ∆f is the frequency bandwidth of interest.
Analyzing the above equation, it can be inferred that the noise is given by 4kTR,
and this quantity is the square of the noise voltage (V 2/Hz).
Figure 3.7 shows that the thermal noise can be modeled by a voltage source in
series with an ideal resistance. Figure 3.8 shows the current source noise model in
parallel with the ideal resistance.
Figure 3.8: Current source thermal noise model.
Equivalent models of figures 3.7 and 3.8 are derived using the Thevenin’s or
Northon’s theorems as follows:
V¯ 2n /R
2 = I¯2n (3.20)
therefore:
33
I¯2n = 4kT/R (3.21)
3.3.2 Thermal noise in MOSFETs
The channel is the most significative generator of thermal noise in MOSFETs.
For long channel MOSFETs in saturatio, the noise can be modeled by a current source
between drain and source terminals where its power spectral density (PSD) is:
I¯2n = 4kTγgm (3.22)
Figure 3.9 illustrates the MOSFET noise modelfor long channel transistors.
Figure 3.9: Thermal noise circuit model for a MOSFETs operating in saturation.
The γ coeficient for long channel transistors is equal to 2/3.
A MOSFET operating in the ohmic region has also thermal noise. The gate,
source and drain materials has a finite resistivity, therefore they induce noise. For a
transistor relatively wide, the source and drain resistances are tipically insignificant
while the gate resistance is significant.
Figure 3.10: Thermal noise circuit model for a MOSFET operating in ohmic.
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In figure 3.10, R1 represents the resistance distributed in the gate, RD is the drain
resistance and RS is the source resistance.
The thermal noise generated in the channel it is controlled only by the transcon-
ductance. The RG can be diminished by layout techniques.
3.3.3 Flicker noise
The flicker noise is also know as 1/f noise. The flicker noise is generated when
carriers in movement are either catched or released randomly in networks located at
the Si−SiO2 interface and into the gate oxide. As the current in the MOS devices, is a
surface current, the MOS transistors are higly suceptible to the defects at the interface
having the higher flicker noise among the active semiconductors devices.
The flicker noise can be modeled by a voltage source in series with the gate terminal
and its equation it is given by:
V¯ 2n =
K
COXWL
∆f
f
(3.23)
where K is a constant in the order of 10−25V 2F .
The power spectral density is inversely proportional to the frequency. The inverse
dependency on W × L suggests that in order to diminish the noise in the device its
area must be larger.
To quantify 1/f with repect to the thermal noise, both PSD are ploted (figure
3.11). The 1/f noise corner frequency is the intersection between the thermal noise
and flicker noise.
In figure 3.11, fC is computed by:
fC =
K
COXWL
gm
3
8kT
(3.24)
Generally fC depends in both transistor size and bias current.
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Figure 3.11: Flicker noise corner frequency.
3.3.4 Bulk-Driven noise model
The gain factor referring the channel noise current to the input distinguishes the
bulk-driven case from the gate-driven case. Also, the bulk sheet resistance of the bulk-
driven MOSFET can contribute to additional thermal noise. The noise considerations
for the bulk-driven MOSFET are explicitly described in the bulk-referred mean-square
noise voltage expression for the MOSFET [34].
v2nibulk =
(8kT (1 + η)
3η2gm
+
KF
2fCoxWLK ′η2
+ 4kT
( 1
N
)2( N∑
i=1
Rbi +
1
η2
N∑
i=1
Rgi
))
∆f (3.25)
where N is the number of gate fingers whitin an interdigitated MOSFET struc-
ture, Rbi is the effective series bulk resistance for ith gate channel, Rgi is the effective
series gate-metal resistance of the ith gate, and η = gmb/gm. MOSFET white and
flicker noises referred to the bulk terminal are described by the first and second terms,
respectively. The last two terms above describe the thermal noise attributed to bulk
and gate metal resistance.
In order to minimize bulk-referred noise for the bulk-driven MOSFET, the physical
layout of the device should use bulk contacts generously. The contacts should be as
close as possible to each gate finger, which minimize the noise contribution of bulk
resistance determined by well sheet resistivity of approximately 2500Ω/square.
3.4 ADC architectures
This section breafly introduces the most common ADC architectures. Among the
most popular we can find the Flash, Pipelined, Successive Aproximations, and Sigma-
Delta ADCs. Figure 3.12 illustrates the trade-offs between the resolution and sampling
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rates.
Figure 3.12: Trade-off between resolution and samplig rate.
3.4.1 Flash
The Flash ADC is also known as parallel ADC due to the parallel voltage compara-
tor circuit architecture. This ADC has the fastest speed among all ADC architectures
but it has a low resolution. Therefore, this ADC is used in high speed and large band-
width applications. A schematic of this ADC is shown in the figure 3.13.
Figure 3.13: Block diagram of a flash ADC
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As is depicted in figure 3.13, this architecture needs 2n − 1 comparators for a
n − bit ADC. For example, if the ADC has a resolution of 10bits then 1023 compara-
tors are needed. Each of this comparators has a reference that is provided externally.
The values are applied to the possitive terminal of a comparator. Each value is equally
spaced by Vref/(2
n).
The flash ADC converts the analog signal into the digital code in one clock cycle
that has two phase periods. During the first phase period the signal is sampled and
applied to the comparator inputs. After that, during the second phase period, the
digital encoding network determines the correct output digital word and stores it in a
buffer [37].
Tipically the sampling frequencies can be as large as 1GHz for a 6bits word length.
3.4.2 Pipelined
The pipelined ADC consists at least of two low resolution flash ADC. Each stage
has a S/H circuit to hold the residue from the previous stage and it is also used at
the input of the pipelined ADC to avoid delay skew errors. The pipelined ADC block
diagram is shown in figure 3.14.
Figure 3.14: ADC pipelined with sample and hold before a Multiplexer and One stage of the
pipelined ADC
After the hold cycle, the signal is applied into the low resolution flash ADC in
order to generate a binary output. The binary output is converted back to the analog
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level and it is substracted out from the input signal. The residue is amplified and ap-
plied to the next stage. The segmented binary output from each stage is time-aligned
by a shift register.
This ADC has the disadvantages that the time needed to convert a sample is M
clock cycles, where M is the number of stages. Pipelined ADC can be used in high
speed with low resolution or in low speed with high resolution applications.
3.4.3 Successive approximation register (SAR)
The SAR ADC has been used in many data acquisition and industrial applica-
tions. It consists of a comparator, a DAC, and digital control logic. The function of
the control logic is to determine the value of each bit in a sequential manner based on
the output of the comparator. The figure 3.15 shows a SAR ADC.
Figure 3.15: Block diagram of a SAR ADC
First the analog signal is sampled. Next, the digital control circuit assumes that
MSB is 1 and all other bits of the word are 0. This word is applied to the DAC which
provides the comparator with an analog signal of Vref/2. If the comparator output is
high then MSB is set to 1, otherwise MSB is set to 0. After that, the process continues
assuming the next lower bit value equals to 1 and all remaining bits are 0. The value
of this bit is determined in the same fashion. The process continues until all the values
of the remaining bits have been decided.
For a Nbits SAR ADC a single comparator is needed, while the Flash ADC re-
quires 2N − 1 comparators. Therefore, this technique produces a large saving in power
dissipation compared to the Pipelined or Flash ADC. However, the Flash ADC only
needs one clock cycle to convert the signal to a binary output and the SAR ADC needs
N clock cycles to convert N bit word.
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3.4.4 Sigma-Delta (Σ∆)
The Σ∆ ADC is also called oversampling ADC. Its resolution can be as high as
24bit but it is not the fastest ADC.
A Σ∆ ADC consists of two main blocks: the analog Σ∆ modulator and the an-
other one is the digital decimator. The modulator includes an integrator, a comparator
and a single bit DAC. The Σ∆ ADC architecture is shown in the figure 3.16.
Figure 3.16: Block diagram of a Σ∆ ADC
The operation of Σ∆ ADC is as follows: when the integrator’s output is positive,
the quatizer feeds back a positive reference signal that is substracted from the input
signal, in order to move the integrator output in the negative direction. Similarly,
when the integrator output is negative, the quatizer feeds back a negative reference
signal that is added to the incoming signal. The integrator therefore accumulates the
difference between the input and quantized output signals and tries to maintain the
integrator output around zero. A zero integrator output implies that the difference
between the input signal and quantized output is zero. In fact, the feedback around
the integrator and quantizer forces the local average of quantizer output to track the
local average value of the input signal. For inputs around zero, the output oscillates
between two levels. The local average of the output can efficiently be computed by a
decimator.
The latency of this architecture is much grater than in other architectures.
3.5 Selecting an ADC architecture
For the AFE, an ADC with 16-bit resolution, capable of operating at 0.5V supply
voltage and with low power consumption is required.
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The Flash ADC would require 65535 comparators, therefore occupying a lot of
area and having a large power dissipation. For a pipelined ADC, 4-bit Flash modules
are needed. This would require 60 comparators and it would dissipate a moderate
amount of power.
We propose a Σ∆ ADC architecture which is more suitable for the BCI appli-
cations, since only 2 integrators, and one comparator are required to obtain a 16-bit
resolution. Moreover, the Continuous-Time (CT) Σ∆ achieves lower power consump-
tions than other ADCs with similar resolutions.
3.6 Σ∆ Modulation
The basic Σ∆ modulator consists of a loop filter, a quantizer and a feedback loop.
A digital to analog converter inside the feedback loop transfers back the output of the
quantizer to a digital signal. The linear Σ∆ modulator models the quantizer with a
quantization gain k and a noise source. It is assumed that the DAC inside the feedback
loop is ideal. In this system, there are two input signals, x(n) and e(n), and one output
signal y(n). The output of the Σ∆ modulator is:
Y (z) = Hx(z)X(z) +He(z)E(z) (3.26)
where Hx(z) represents the signal transfer function and He(z) represents the quan-
tization noise transfer function. The signal and noise transfer functions are:
Hx(z) =
H(z)
1 +H(z)
(3.27)
He(z) =
1
1 +H(z)
(3.28)
By properly choosing the loop filter transfer function H(z), the desired signal and
noise transfer functions can be obtained within a certain band of interest. If the loop
filter transfer function H(z) is designed to have a large gain inside the band of interest
and small gain outside the band of interest, then the signal and noise transfer functions
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are:
Hx(z) = 1 (3.29)
He(z) =
1
1 +H(z)
<< 1 (3.30)
The signal can pass the Σ∆ modulator directly and the noise is greatly reduced
inside the band of interest. This is called noise shaping. For example, if an integrator
is chosen to be the loop filter, its transfer function is:
H(z) =
z−1
1− z−1 (3.31)
Then the signal and noise transfer functions of the Σ∆modulator can be calculated
as:
Hx(z) = z
−1 (3.32)
He(z) = 1− z−1 (3.33)
The loop filter transfer function, signal and noise transfer functions of the Σ∆
modulator are shown in figure 3.17. It is seen the signal is passed to the output with a
delay of a clock cycle, while the quantization noise is passed through a first-order low-
pass filter. Combined with the oversampling, the SNR of the ADC can be improved.
This is the principle of the first-order low-pass Σ∆ modulator.
In the time-domain, the integrator integrates the difference between the input sig-
nal and the feedback output signal of the Σ∆ modulator. The result of the integrator
is then fed to the quantizer. The negative feedback tries to minimize the difference be-
tween input output signals of the Σ∆ modulator. As a result, the average of the output
signal of the Σ∆ modulator is tracking the input signal. This behavior is illustrated in
figures 3.18 and 3.19.
It can be seen that the output of the Σ∆ modulator tracks the input signal. In
figure 3.18, a single-bit quantizer is used in the Σ∆ modulator. The benefit of using
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Figure 3.17: Loop filter, signal and noise transfer function of a Σ∆ modulator.
a single bit quantizer is that the single-bit quantizer secures a completely linear be-
havior. This is, since there are only two output states in the single-bit quantizer and
two points define a straight line, therefore, the single-bit quantizer is inherently linear.
The single-bit quantizer is widely used in oversampled ADCs applications. The four-bit
quantizer generates less quantization noise power compared to the single-bit quantizer,
as shown in figure 3.19. As a result, the average value of the output tracks the input
signal much closer than the single-bit one.
By applying different loop filters inside the Σ∆ modulator, a high attenuation of
quantization noise in a certain frequency band can be obtained. For example, when
the loop filter is of second-order given by:
H(z) = − z
−2
1 + z−2
(3.34)
Then the signal and noise transfer functions of the Σ∆ modulator are given by:
Hx(z) = −z−2 (3.35)
Hx(z) = 1 + z
−2 (3.36)
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Figure 3.18: Input and output waveforms of a first-order Σ∆ modulator with single bit quantizer.
In this case, the loop filter, signal and noise transfer functions of the Σ∆ modu-
lator are shown in figure 3.20. The quantization noise is suppressed in the frequency
band around fs/4. This type of modulator is useful in digitizing signals within a certain
frequency range and finds its applications in wireless transceivers.
3.6.1 Performance Metrics for the Σ∆ ADC
For oversampled ADCs, since the operation principles are different from the Nyquist
ADCs, different performance metrics are used to evaluate their performance. Some im-
portant specifications are discussed as follows.
Signal to Noise Ratio.
The SNR of a converter is the ratio of the input signal power to the noise power
measured at the output of the converter. The maximum SNR that a converter can
achieve is called peak signal-to-noise-ratio (SNRp). The noise here should include the
quantization and circuit noise.
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Figure 3.19: Input and output waveforms of a first-order Σ∆ modulator with a four-bit quantizer.
Signal to Noise and Distortion Ratio.
The SNDR of a converter is the ratio of the input signal power to the power of the
distortion components and noise measured at the output of the converter. The maxi-
mum SNDR that a converter can achieve is called peak signal-to noise-and-distortion-
ratio (SNDRp).
Dynamic Range.
The DR is the ratio between the maximum input signal power that can be applied
to the input of the converter without significant performance degradation, and the
minimum detectable input signal power. A significant performance degradation of a
converter is considered as the SNR drops more than 3dB below the peak SNR value.
The minimum detectable input signal is the input power that the converter has for a
SNR of 0dB.
Overload Level.
The OL is the relative input amplitude where the SNR decreases by 3dB below
the peak SNR.
These specifications are illustrated in figure 3.21. This figure shows the SNR and
SNDR of the Σ∆ modulator versus the amplitude of the signal applied to the input
of the converter. Naturally, the SNR increases linearly with the increase of the input
amplitude for an ideal converter. When the input signal amplitude is small, the distor-
tion component is immerged in the noise floor of the converter. Therefore, the SNR
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Figure 3.20: Loop filter, signal and noise transfer function of a band pass Σ∆ modulator.
and SNDR curves are merged together. With the increase of the input amplitude, the
distortion power becomes larger than the noise power and the SNDR starts to decrease.
Figure 3.21: Definitions of the performance metrics used to characterize a Σ∆ ADC.
The SNDRp reflects the linear performance of the converter. Due to the distor-
tion power, the SNDRp is smaller than the SNRp for the same converter. After the
converter reaches its SNRp , the performance of the converter degrades drastically due
to the overload of the modulator, where instability occurs. The overload is the special
characteristics of the Σ∆ modulator. The overload level of a Σ∆ modulator defines the
dynamic range of a converter. When the input amplitude is larger than a certain value,
the Σ∆ modulator loop becomes unstable and the noise shaping disappears. Large
quantization power in the signal band results into a drastic decrease of the SNR. In
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the normal operation of the Σ∆ modulator, overload should be avoided.
3.6.2 Traditional Σ∆ ADC Topology
The Σ∆ ADC trades speed with resolution by means of oversampling and noise
shaping, as discussed in the previous section. In this section, the single-loop Σ∆modulator
is introduced. The relationship between the performance and the topology parameters
is also discussed in this section. Then the cascaded Σ∆ modulator is presented. Trade-
offs in different topologies are analyzed in detail as follows.
Single-Loop Single-Bit Σ∆ Modulators
The single-loop Σ∆ converter is defined with only one loop in the whole converter.
The ability of noise shaping can be improved by increasing the order of the loop filter.
Figure 3.22 shows a block diagram of a first-order single loop Σ∆ modulator. By insert-
ing another integrator inside the loop a second-order Σ∆ modulator can be obtained
as shown in figure 3.23.
Figure 3.22: The first-order single-loop Σ∆ modulator.
Figure 3.23: The second-order single-loop Σ∆ modulator.
Similarly, by inserting more integrator stages inside the loop, a higher-order Σ∆
modulator can be synthesized. Figure 3.24 shows a general block diagram of the n-th
order single loop Σ∆ modulator. Consequently, as illustrated in figure 3.25 the noise
transfer functions become steeper in the signal band for higher-order Σ∆ modulators.
The signal transfer function of an ideal n-th order Σ∆ modulator can be expressed as:
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Hx(z) = z
−n (3.37)
He(z) = (1− z−1)n (3.38)
Figure 3.24: General block diagram of the n− th order single-loop Σ∆ modulator.
Figure 3.25: Ideal noise transfer functions of Σ∆ modulator.
The signal transfer function is only a n-th order delay and the noise transfer func-
tion is a n − th order high-pass filter. The total quantization noise power inside the
signal band is:
Pe =
∫ fs/2
−fs/2
Se(f)|H(f)|2df (3.39)
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Pe =
∫ fb
−fb
Se(f)|1− z−1|2df (3.40)
Pe =
∫ fb
−fb
∆2
12fs
|j2πf
fs
|2ndf (3.41)
Pe = (
∆
2
)2
1
3π(2n+ 1)
(
π
OSR
)2n+1 (3.42)
Then the SNRp of the n− th order Σ∆ modulator can be calculated as:
SNRp =
3π
2
(2B − 1)2(2n+ 1)(OSR
π
)2n+1 (3.43)
where B is the number of bits in the quantizer. This is the theoretical perfor-
mance of an ideal n− th order single-loop Σ∆ modulator. Compared to the first-order
Σ∆ modulator, the noise shaping ability of the n − th order Σ∆ modulator is greatly
improved. However, the Σ∆ modulator loop can be unstable when the order is greater
than two. The reason is that the higher loop-gain of the high-order loop filter causes an
overload in the quantizer. Loop coefficients, a1...ai , are introduced to ensure the sta-
bility of a high order Σ∆ modulator. The constant ai in front of the integrator is called
the loop coefficient of this stage. Then the transfer function of the quantization noise is:
He(z) =
1
1 + k
∑n
i=1
∏n
j−i aj(
z−1
1−z−1 )
n−i+1 (3.44)
The amplitude of the noise transfer function can be approximated as:
|He(z)| ≈ |1− z
−1|n
k
∑n
i=1 ai
(3.45)
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Then the SNR of the Σ∆ modulator can be calculated as:
SNRp = SNRp(ideal)(k
n∏
i=1
ai)
2 (3.46)
The quantization gain k is not determined for the single-bit quantizer, since it
only responds to the polarity of the input signal. As a result, the gain of the last
integrator is irrelevant to the operation of the Σ∆ modulator. In other words, the last
loop coefficient can be chosen to have any value without affecting the performance of
the Σ∆ modulator. For a single-bit Σ∆ modulator, the quantization gain k can be
combined with the last integrator gain.
Normally the product of all coefficients is smaller than unity to ensure stability.
Compared to the ideal Σ∆ modulator, the SNR degrades due to the introduction of
the loop coefficients. By properly choosing the loop coefficients, the high order Σ∆
modulator can be made stable for the whole input range. However, the steepness of
the noise transfer function is smother than the ideal one, which means that the noise
shaping ability is degraded.
According to equation 3.43 and 3.46, the noise shaping ability of a Σ∆ modulator
is determined by the following factors: oversampling ratio (OSR), order of the noise
shaping (n), number of bits (B) of the quantizer and loop coefficients (ai).
Oversampling ratio.
The SNR of the Σ∆ ADC can be increased by (2n + 1)3dB, or n + 0.5bits by
doubling the oversampling ratio, where n denotes the order of the loop filter. It is
tempting to raise the oversampling ratio to increase the SNR of the Σ∆ modulator.
However, it is restricted by the speed limit of the circuit and the power consumption.
In practice, for the same performance, it is preferred to lower the oversampling ratio.
Another driving force is the everincreasing bandwidth requirement, which also needs to
lower the oversampling ratio. For high bandwidth converters, the oversampling ratio
should be kept as low as possible. A lot of efforts have been made at the system level
to lower the oversampling ratio and maintain the same performance.
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Order of the loop filter.
The SNR of the converter can be increased by increasing the order of the loop
filter n. However, while increasing the order of the loop filter, the stability problem is
the prior concern. Smaller loop coefficients are then introduced to maintain the stability
of the converter. Consequently, the noise shaping ability is compromised. Moreover,
more circuits are also required to expand the order of the loop filter. Practically the
order of the loop filter should be less than five.
Number of bits of the quantizer.
For the intrinsic linearity of the single-bit quantizer and the single-bit DAC in
the feedback loop, many Σ∆ ADCs employ a single-bit quantizer. However, increasing
the number of bits in the quantizer increases the SNR of the converter significantly.
For each additional bit in the quantizer, the SNR of the converter increased by 6dB.
Moreover, by employing a multibit quantizer, the loop stability can also be improved
and loop coefficients can be enlarged. Thus more powerful noise shaping ability is
obtained. The linearity of the multibit DAC in the feedback loop directly affects the
linearity of the converter. Since the feedback loop is connected directly to the input
of the Σ∆ modulator, any non-linearity in the DAC can not be distinguished from
the input signal and will be shown in the output. Therefore, the accuracy of the DAC
should be at least as good as the Σ∆ converter in order not to degrade the performance
of the Σ∆ converter.
Loop coefficients.
Loop coefficients are introduced to stabilize the Σ∆ modulator. However, they
degrade the SNR of the Σ∆ modulator if not selected properly. The larger coefficients
are, the better noise shaping ability can be achieved, and the higher the risk is to get
instability for the Σ∆ modulator. A tarde off between the stability and the SNR exists
which need to be considered. Figure 3.26 shows the output spectrum of single-loop
single-bit Σ∆ modulator from the first-order to the fourth-order. In the first-order
Σ∆ modulator, large idle tones are found in the spectrum of the output, therefore,
modulators of this kind should be avoided.
3.6.3 Cascade Modulators
The augmentation of the loop filter to orders higher than two in single-stage mod-
ulators results in architectures which are prone to instability and thus they suffer from
reduced scaling coefficients and reduced performance than an ideal higher order fil-
ter. As an alternative, cascaded or MASH (multistage noise shaping) topologies can
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Figure 3.26: Figure (a) to (d): ouput spectrum of first-order to fourth-order single loop single-bit
Σ∆ modulators.
combine high order noise shaping with the stability of low order single-stage modula-
tors. They typically consist of several stages of lower-order Σ∆ modualtors, where each
higher stage receives a representation of the quantization noise of the previous stage as
its input. With an appropriate recombination of all digital outputs the quantization
noise of all but the last stage can be canceled. An illustrative implementation of a
general cascaded Σ∆ modulator with M stages is shown in figure 3.27. There, Hi(z)
are loop filters of order Ni, the quantizers have a Bint|i − bit resolution and the DFi
are the digital recombination logic.
The operation principle is easily understood as follows: by modeling the quantizer
of the ith stage as additive noise ei(n), the outputs of an exemplary two-stage cascaded
modulator become:
y1(n) = STF1u1(n) +NTF1e1(n) (3.47)
y2(n) = STF2u2(n) +NTF2e2(n) (3.48)
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Figure 3.27: Cascade Σ∆ modulators.
For the input of the second-stage follows from figure 3.27:
u2(n) = −c1e1(n) (3.49)
Thus, the overall output yields:
y(n) = y1(n)DF1 + y2(n)DF2 (3.50)
y(n) = STF1u1(n)DF1 +NTF1e1(n)DF1 + c1STF2(−e1(n))DF2 + c1NTF2e2(n)DF2
(3.51)
The first objective of the digital cancellation logic is to eliminate the quantization
noise of the first stage e1(n), which yields the condition:
DF1NTF1 = c2DF2 + STF2 (3.52)
DF1 = STF2|d, DF = 1/c1NTF1|d (3.53)
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where the suffix |d stands for an equivalent digital implementation of an analog
transfer function. Doing so, the output of the cascaded modulator becomes:
y(n) = STF1STF2|du1(n) + 1/c1NTF1|dNTF2e2(n) (3.54)
Interestingly, apart from the interstage coupling coefficient c1, (3.54) shows the
ideal noise-shaping of second-stage cascaded Σ∆ modulator, because through the dig-
ital cancellation logic all but the last quantization noise is canceled completely. The
quantizer error of the last stage is attenuated by a noise-shaping function of an order
equal to the number of integrators Ncasc in the overall cascade.
NTFcasc =
(1− z−1)Ncasc∏M
i=1 ci
, Ncasc =
M∑
i=1
Ni (3.55)
Thus, only the interstage coupling coefficients ci, which prevent a possible over-
load of the input of the higher stages, decrease the performance below the ideal value.
From 3.55 the integrated in-band noise of cascaded Σ∆ modulators can be derived to:
IBNcasc =
π2Ncasc
2Ncasc + 1
∆2M
12
1
OSR2Ncasc+1
∏M−1
i=1 c
2
i
(3.56)
where M is the total number of cascaded stages, Ni the order of the ith stage,
ci the interstage connection scalings, while ∆M is the quantizer step width of the last
stage.
Principally, any stable single-loop Σ∆ modulator can be used as one stage in a
cascaded modulator. But in practice there exist some restrictions: first, due to their
intrinsic, unconditional stability, mostly first-order and second-order single-loop mod-
ulators are employed; by that, first stage first order modulators are avoided due to the
tonal problems and an increased sensitivity to nonidealities.
3.6.4 Modulator Loop Filter Stability and Scaling
The above presented architectures provide the possibility to implement a noise-
transfer and signal-transfer function with a certain filter characteristic. But together
with considering about the loop filter implementation, the finding of such loop filter is
of major interest.
54
The well-known drawback of single-loop single-bit Σ∆ modulators with orders
higher than two is their tendency to instability. Thereby, stability is defined as a mod-
ulator condition, where all internal state variables, which are the integrator outputs,
remain bounded over time. One measures to ensure stable operation in a possibly un-
stable control loop is the reduction of the loop-gain by appropriate filter scaling. The
out-of-band gain of the ideal noise-transfer function increases heavily for increasing loop
filter order N . Consequently, it starts to overload the quantizer input, which yields a
significantly decreased effective quantizer gain kq.
Thus, after having chosen a certain filter characteristic through one specific archi-
tecture, and after having designed an optimized noise-transfer function, the analysis of
stability is of major importance. Therefore, several methods can be used, beyond others
simulation or calculation. While simulations are surely the final prove for performance,
stability, and other effects like pattern noise, calculations give the starting point for
the loop filter and can even provide a closer insight into the behavior of the chosen
Σ∆modulator: the method of root-locus plots has been adopted for that purpose in
single-loop, single-bit ∆Σ modulators. Therefore, the unknown quantizer gain kq has
been used as the variable gain of the root locus, which was found to be not defined in
the case of a single-bit quantizer.
In the following, the STF of a third-order modulator with distributed feedback
with H(z) = I(z) = 1/(z − 1) is exemplarily considered. From the open loop transfer
function, the root-locus plot can be derived and is shown in figure 3.28 The scaling
coefficients have been illustratively varied from no scaling toward an optimal set of
scaling coefficients for a third-order, single-bit Σ∆ modulator.
Obviously, three poles start at dc (z = {1, 0}) for kq = 0. The real pole tends to
−∞, but actually it will always be on the real axis inside the unit circle. This is due
to the effect of a stable limit cycle. The possible instability arises from the conjugate
complex pair of poles, which leave the unit circle for small quantizer gains kq and enter
it at a critical gain kq, crit: without scaling (ai = 1), this pole pair never gets into
the stable area, i.e., the modulator will not work. For smaller scaling coefficients, the
branches of the root-locus plot are bent into the unit circle, and a conditional stability
is achieved, if the quantizer gain is larger than the critical gain. On the other hand, a
high single-bit quantizer gain corresponds to small quantizer input signals and thus to
a limitation of the quantizer input, since the output is fixed to the reference ±∆/2.
A feasible enhancement of this linear examination is the calculation of the quan-
tizer gain kq in the case of zero input signal, i.e., kq0.
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Figure 3.28: The first-order single-loop Σ∆ modulator.
This calculation can only be formally done for orders N ≤ 2, while for higher or-
der loop filters numerical methods have to be used. The determination of kq0 together
with the critical gain kq, crit then yields an estimate, if the modulator is conditionally
or unconditionally stable or even completely unstable. The modulator will be:
• Completely unstable, if one of its poles is out of the unit circle for kq = kq0, i.e.,
if the quantizer gain for zero input signal causes poles outside the unit circle
• Unconditionally stable, if the locus of its poles is completely inside the unit circle
for kq ≤ kq0, i.e., if for all input amplitudes larger than zero all poles remain
inside the unit circle
The given root-locus method is a linear approach to a strongly nonlinear system.
Thus, this conditional stability and the finding of optimal scaling coefficients must be
confirmed by behavioral simulations, and is usually based on two requirements: first,
the modulator input signal has to be bounded into a specific interval, and second, the
scaling has to prevent the noise-transfer function from peaking at high frequencies. As
a rule of thumb, in it has been proposed to limit the out-of-band gain of the noise-
transfer function of single-bit, single-loop modulators to 1.5.
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3.6.5 CT Σ∆ Modulator
The Continuous Time Σ∆ Modulator was first mentioned in [39]. Here the sig-
nal is directly applied to the input of the modulator. The modulator consists of (see
figure 3.29) a continuous time filter H(s), that can be implemented as an active RC-
filter using opertational amplifiers, operational transconductances amplifiers (OTA),
gmC-filters or LC resonator structures; a quantizer that can be a sampled or a latched
circuit, which is clocked at the modulator’s samplig frequency fs; and finally to close the
loop a DAC, that can be a non-return to zero, a return to zero or a return to open type.
Figure 3.29: Continuous Time Σ∆ Modulator
The main diferences between Discrete Time (DT) modulators and CT modulators
are attributed to the working principle.
Probably the key advantage of CT modulators over their DT counterpart, is that
the sampling operation takes place inside the Σ∆ loop, in contrast to DT modulators,
where a S/H circuit is placed at the input of the converter. In particular, if a large
conversion bandwidth is desired, high-performance DT Σ∆ modulators are more diffi-
cult to design because of the stringent requirements on the fast, high-precision sample
and hold building block.
Beyond this favorable feature of noise-shaped S/H errors, the shift of the sampling
operation behind a continuous-time filter in the forward, signal path results in some
degree of implicit antialiasing filtering. This can be the most emphasizing argument
for choosing a continuous-time Σ∆ implementation.
Another performance limitation arises from the fact that the noise generated by
the nonzero on-resistance of the switches and that of the amplifier is sampled together
with the input signal. The overall accuracy of a switched-capacitor Σ∆ modulator is
provided by using a small time constant compared to the clock period, therefore, a noise
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cut-off frequency must be several times larger than the sampling frequency. Accord-
ingly, a large amount of thermal noise is fold back into the signal band, constituting a
fundamental resolution limit in SC Σ∆ modulators. Further performance limitations
are introduced by the finite and signal-swing dependant on-resistances of the switches,
glitch-induced errors and the generated digital switching noise.
Timing errors of the sampling clock have a significant impact on the DT modula-
tor sampling operation.
Consequently, a common benefit that comes along with the sampled nature of
the DT counterpart is its relaxed sensitivity to timing variations or delays within the
feedback path, both of which are a strong performance limitation in CT modulators.
CT modulators dissipate lower power than the DT counterpart, since the sampling
occurs only at the comparator stage.
3.6.6 DT to CT conversion of Σ∆ Modulators
A straight forward design procedure of a CT Σ∆ modulator loop filter should
start with a DT loop filter H(z). This way, design and simulation of the ideal CT
Σ∆ modulator can be done in discrete-time to speed-up the overall design procedure.
Consequently, it is highly recommended to start the CT modulator design with the
synthesis of a DT modulator showing the required performance and to proceed with a
DT-to-CT conversion in order to obtain the equivalent CT modulator.
The most common methods for this transformation are: the modified Z-transform
or the impulse-invariant transformation.
The Impulse Invariant Transformation
Principally the DT-to-CT approach is based on the clocked internal quantizer of
the CT modulator, which makes it a kind of DT system at this point. Following a
DT-to-CT equivalence is achieved in equation 3.30, if the input to both quantizers u(t)
and u(n) are the same at the sampling instants.
q(n) = q(t)|t=nTs (3.57)
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Figure 3.30: Loop filter representation for DT and CT modulators. Left: DT modulator. Right:
CT modulator
Thus, the output bitstreams of both modulators and therefore the noise-performance
are identical. In fig. 3.30, it is important to realize that the digital-to-analog converter
in the feedback of the CT modulator acts as a discrete-to-continuous converter: while
its input is a DT sample y(n), its output is a continuous waveform y(t), whose shape
depends on the DAC transfer function RDAC(s). The above condition for the loop
filter equivalence translates directly into:
Z−1{H(z)} = L−1{RDAC(s)H(s)}|t=nTs (3.58)
In the time domain this leads to the condition:
h(n) = [rDAC ∗ h(t)|t=nTS] =
∫
−∞
∞rDAC(τ)h(t− τ)dτ |t=nTs (3.59)
where rDAC(t) as the impulse response of the specific DAC. This transformation
between DT and CT domain is called the impulse-invariant transformation, because it
makes the open-loop impulse responses equal at the sampling instances.
This transformation enables the design of a CT loop filter H(s), which together
with a specific DAC transfer function RDAC(s), matches exactly the noise-shaping
behavior of a DT loop filter H(z). For a given architecture, the actual transformation
can be performed using equation 3.59 for a specific loop filter arrangement.
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Modified Z-Transform
Another method for establishing the CT loop filter is the modified Z- transform.
This approach is based on the general Z- transform but extended, such that the discrete
system behavior can be calculated at all instants of time, which is particularly impor-
tant for mixed-signal, sampled-data systems with delay or multirate sampled systems.
In order to determine the equivalent CT loop filter for a certain modulator ar-
chitecture with a certain feedback DAC pulse shape, the DT loop transfer function is
computed and compared with the original DT loop filter function, in the same way
as shown during the impulse invariant transformation. H(s) will be multiplied with
the desired DAC impulse response RDAC(s) and according to the equation 3.60, the
modified Z -transform is adopted on it.
H(z) =
∑
i
Zmi{H(s)RDAC(s)} (3.60)
The variable delay factor mi is the key parameter of the modified Z -transform.
The value mi is normalized to the sampling period and bounded between 0 < mi < 1,
whereas the extremes 0 confirm to the previous sample instant and 1 to the next. In
general, for every time instance, in which the CT loop filter function changes its be-
havior, an additional delay factor is introduced. For example, this means for an ideal
NRZ-DAC pulse:
• The first time instant is the rising edge of the DAC pulse at t = 0, which results
in m1 = 1- 0 /TS = 1.
• The second time instant is the falling edge at t = 1 TS. Thus m2 yields m2 =
1-TS/TS = 0.
Next, each loop filter term is transferred with respect to all time instances mi
according to the table 3.1. Finally, a coefficient comparison with the original DT loop
filter function leads to the wanted CT coefficients ki.
3.6.7 DACs in CT Σ∆ Modulation
A wide variety of DAC pulses exists. Here the more common DACs, NRZ and
RZ, are addressed. These DACs generate a rectangular pulse.
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Table 3.1: Modified Z-transform equivalences.
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Non-Return to Zero DAC
The non-return to zero (NRZ) DAC produces an output pulse duration of β =
1 + α, where β and α are normalized with respect to the sampling clock period T , i.e.
the pulse is mantained during all the period. The amplitude of the pulse is quantized
in two levels.
The major drawback is the intersymbol interference.
Figure 3.31: NRZ pulse.
Return to Zero DAC
The return to zero (RZ) DAC produce a pulse of β < 1 + α, where β and α
are normalized with respect to T . By using this DAC, the intersymbol interference is
avoided, because before each input signal enters, the output DAC resets to a constant
DC value.
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Figure 3.32: RZ pulse.
3.7 State-of-the-Art in CMOS Amplifiers and Σ∆
ADC
3.7.1 Low voltage amplifiers
Different techniques have been developed for low-voltage operation such as, charge-
pump, low VTH , bulk-forward biased, bulk-driven and devices working in weak inver-
sion.
Amplifiers with bulk as input with supply voltage down to 0.8V has been reported
in [35], [40], [41] and [42]. In [35] and [40] a complementary bulk-driven differential pairs
are used in order to achieve rail-to-rail input operation. These amplifiers extensively
uses bulk forward bias in order to reduce the transistor’s threshold voltage. References
[41] and [42] show amplifiers working at 0.6V supply voltage with transistors operating
in weak inversion and having a bulk-driven differential input.
Recently two amplifiers working in subthreshold region with 0.5V power supply
have been reported in [43]. The called Body-Input OTA, shown in figure 3.33, uses
the bodies of a PMOS transistors as input terminals, and has an input common mode
voltage of 0.25V in order to reduce the VTH and increase the inversion level. The input
transconductance is provide by the gmb. A common mode feedback circuit has been
added in order to perform the CM operation. Two stages are connected in cascade in
order to achive higher gain. The open loop gain for this topology is 52dB with a BW
of 2.5 MHz.
Another low voltage configuration called Gate-Input OTA is reported in [43]. This
OTA is able to work 0.5V rail-to-rail, having a 62dB DC gain and 75µW of power dis-
sipation. Figure 3.34 illustrates the circuit diagram of this device.
Reference [44] reports a more compact solution for gate-input OTA CM operation.
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Figure 3.33: Ultra Low Voltage body-input OTA
Figure 3.34: Ultra Low Voltage gate-input OTA
The proposed OTA has an intrinsic common-mode rejection. This OTA has an open
loop gain of 55dB and BW of 8.7 MHz. Figure 3.35 shows the schematic diagram of
this device.
Some other related OTAs are reported in [46], [47] and [48]. These OTAs are based
in the gate-input and body-input OTA, contributing with different CMFF schemes.
A summary of these OTA specifications are shown in the table 3.2.
3.7.2 Σ∆ ADCs
Most of the ADCs used in bio-potential signal conversion are based upon the
Sigma-Delta Σ∆ architecture [49],[50]. The Σ∆ ADC handles higher resolutions than
pipelined or flash ADCs considering the same level of complexity. Table 3.3 illustrate
some specifications of Σ∆ that are proposed for biomedical systems.
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Figure 3.35: CT Σ∆ Modulator
Table 3.2: Low-voltage amplifiers specification.
Supply Gain BW Consumption Noise Process Ref
0.5V 52dB 2.5MHz 110µW 280 nV√
Hz
@10KHz 0.18µm [43] (body)
0.5V 62dB 10MHz 75µW 225 nV√
Hz
@10KHz 0.18µm [43] (gate)
0.5V 55dB 8.7MHz 77µW 157 nV√
Hz
@10KHz 0.18µm [44]
0.5V 61dB 41MHz 510µW 28 nV√
Hz
@10KHz(in) 0.18µm [45]
0.5V 65dB 550KHz 28µW 675 nV√
Hz
@10KHz (in) 0.18µm [47]
0.5V 90dB 100KHz 1.5µW – 0.35µm [48]
References [55] and [56] report an ultra-low voltage third order CT Σ∆ Modula-
tors. Reference [55] propose a Return to Open (RTO) architecture in order to allow
the realization of return-to-zero signaling feedback DAC with ultra-low supply voltage.
The RTO is needed to avoid inter-symbol interference (ISI). The OTA of the modula-
tors are based in Body-Input OTA and the comparator is a gate-clocked that uses the
body as an input terminal. Figure 3.36 shows the modulator which works with power
supply voltages of 0.5V.
Reference [57] presents a fourth order CT Σ∆ modulator, with a 4bit internal
quantizer operating at 300MHz. The integrators are resonators and this modulator
achieves a resolution of 11bits.
Reference [58] describes a low voltage low noise third order modulator where
Gm − C integrators are implemented by a simple inverter and capacitors. This modu-
lator achieves a SNR of 77dB with a 1.5V supply voltage.
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Table 3.3: DT Σ∆ ADC specification.
Supply Resolution OSR Consumption Process Ref
1.5V 12 bits 5MHz .85mW 0.18 µm [49]
3V 12 bits 50KHz 2.1mW 0.8 µm [50]
5V 10.5 bits 1.63MHz 60mW 0.8 µm [51]
1.1V 14 bits 16KHz .5mW 0.35 µm [52]
2.5V 16 bits – .065mW 4 µm [53]
1.8V 10 bits 1MHz .4mW 0.18 µm [54]
Figure 3.36: CT Σ∆ Modulator
Table 3.4 summarizes key specifications of low-voltage low-power CT Σ∆ ADCs.
Table 3.4: CT Σ∆ ADC specification.
Supply SNDR BW Consumption Process Ref
0.5V 74dB 25KHz 300µW 0.18µm [55]
0.5V 81dB 25KHz 300µW 0.18µm [56]
1.5V 15MHz 70mW 0.13µm [57]
1.5V 74dB 600KHz 6mW 90nm [58]
3.8 Conclusions
In this chapter, the theoretical background was adress. In the first section, the
trends in the future CMOS technologies were shown. Moreover, this section presented
the main low voltage circuits techniques: the composite transistor, the lateral BJT,
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the forward-biased bulk-source and the bulk-driven technique. However, if these tech-
niques are operating in strong-inversion, there is a main limitation, the supply voltage
could not be lower than the sum of the threshold voltage of the stacked transistors.
Concluding, that operating these circuits in subthreshold region, the reduction of the
supply voltage could be possible.
In section 2, the theory of CMOS transistors operating at subthreshold region was
presented, in where was stated that the drain current behavior is exponential, and that
the devices needs at least 3UT in order to have good linearity. The therory of noise in
CMOS devices was presented in section 3, in which the flicker noise and white noise
were introduced.
In sections 4, 5 and 6, the ADC architectures, the selection of the ADC archi-
tecture and the theory of the selected ADC were respectively presented. The selected
architecture is the CT-Σ∆ ADC. It was selected due its good performance for high
resolution and low power consumption.
Finally, the state-of-the-art was presented in section 7. A summary table of the
most promising circuits was presented in this section.
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Chapter 4
A 0.35µm CMOS Analog Front End Design
Le chapitre 4 pre´sente l’analyse et les re´sultats de simulation de l’AFE propose´,
ainsi que son imple´mentation dans la technologie 0,35µm CMOS. L’AFE consiste en
trois e´tages, le premier e´tage est l’amplificateur ope´rationnel de Transconductance
Ultra-Bas-Tension (ULV) (OTA), le second e´tage est le modulateur de CT Σ∆ (mod-
ulateur Sigma-Delta a` temps continu) du second degre´ et le dernier e´tage est le filtre
nume´rique de de´cimation du convertisseur. Les e´tages analogiques (pre´-amplificateur
et modulateur) sont optimise´ pour fonctionner avec une tension aussi basse que 0,5V.
D’autre part, l’e´tage nume´rique (filtre de de´cimation) fonctionne quant a` lui avec une
tension d’alimentation de 1V. Cette diffe´rence de tension d’alimentation a ne´ce´site´
la conception d’un module d’interface, entre le modulateur et le Decimateur, pour
interpre´ter le bitstream “0” ou “1”) issu du modulateur par le Decimateur. Cette in-
terface est conc¸ue en utilisant un simple inverseur CMOS avec une tension de seuil de
0,3V. L’e´tage de decimation est base´e sur un filtre FIR de 64 coeffcients.
Dans la section 4,1 la description de´taille´e ainsi que les re´sultats de simulation de
l’OTA ultra basse tension propose´ sont pre´sente´s. Cet OTA est une contribution orig-
inale, qui permet un fonctionnement avec une faible puissance consomme´e compatible
avec les contraintes impose´e par un syste`me BCI embarque´. Les simulations montrent
que l’amplificateur propose´ est tre`s approprie´ pour des applications biome´dicales, en
raison de sa faible dissipation de puissance et de son gain e´leve´. Dans cette section les
circuits de polarisations sont e´galement pre´sente´s. Ces circuits sont utilise´s pour rendre
le fonctionnement de l’OTA inde´pendant les variations de process et de tempe´rature.
La section 4,2 pre´sente le modulateur temps continu de basse tension (CT) Σ∆
CAN. Dans un premier temps, le choix du modulateur est pre´sente´. Puis, l’analyse
du mode`le ide´al du modulateur CT-Σ∆ est pre´sente´e : obtention d’un SNR de 98dB
en utilisant un sur-e´chantillonnage (OSR) de 150. Dans la sous-section 4,2,2, le cir-
cuit du modulateur est de´taille´. L’OTA utilise´ pour l’e´tage d’inte´grateur est base´ sur
l’amplificateur actuel de source de courant (CSA). Le comparteur de type D-latch a`
bit unique est pre´sente´, suivit par la description du convertisseur nume´rique-analogique
67
de type “retour au ze´ro” (RZ-CNA). Le decimateur base´ sur une architecture de filtre
FIR est de´taille´ dans la dernie`re partie de cette sous-section. En sous-section 4,2,3, les
re´sultats de simulation sont donne´s, en particulier un SNR de 92dB est obtenu. Fi-
nalement, dans la section 4,3 les conclusions sur la conception de l’AFE sont pre´sente´es.
Introduction
This chapter presents the analysis and the simulation results of the proposed Ana-
log Front End (AFE) implemented using the 0.35µm CMOS technology process.
Figure 4.1 illustrates all the blocks that integrate the whole system. The first
stage is the Ultra-Low-Voltage (ULV) Operational Transconductance Amplifier (OTA)
and the second stage is the second order CT Σ∆ Modulator.
Figure 4.1: Proposed Analog-Front-End
The preamplifier and the modulator are able to operate with a 0.5 of supply volt-
age. The last two stages of the AFE operates with a supply voltage of 1V. Moreover,
an interface module, between the Modulator and Decimator, is necessary to interpret
the bitstream (either “0” or “1”) by the Decimator. This interface is designed using
a simple inverter with a threshold voltage of 0.3V. The decimator stage is based on a
FIR filter using 64 coefficients
In the following sections, the AFE will be explained in more detail.
4.1 Ultra-Low-Voltage Amplifier
Differential pairs are commonly used as input stages in voltage amplifiers. In the
case of an ULV-OTA the tail current must be removed in order to have more voltage
headroom [44], however a Common Mode Feedforward (CMFF) must be added to im-
prove the Common Mode (CM) operation and CM rejection ratio (CMRR). The CMFF
module is a transconductor whose differential transconductance is ideally zero. This
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method is shown in figure 4.2.
The ULV amplifier configurations reported in the literature are based on current
source amplifiers (CSA). Here, we propose a two-stage topology which is able to operate
with 0.5 supply voltage where the first stage is similar to the folded cascode (FC) OTA
and the output stage is a CSA to achive greater output swing.
Figure 4.2: ULV OTA block diagram.
4.1.1 First OTA stage
A configuration similar to FC was chosen for the first stage and a CSA for the
output stage of the ultra-low voltage OTA’s design. The proposed circuit is shown in
figure 4.3.
Figure 4.3: Ultra Low Voltage OTA
The main difference between the classical FC and the proposed configuration is
that the former has a stack of 4 transistor (figure 4.4) at its output, to obtain a high
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output resistance while the proposed topology only has a stack of 3 transistors. As-
suming that all the devices are working in saturation (VDSsat ≥ 0.1V ), and using 4
transistors, an ultra-low voltage supply produces an extremly reduced ouput swing.
Hence, to increase the output swing and have relatively higher gains 3 transistors are
stacked. Nevertheless, an extra stage is needed to improve the ouput swing.
Figure 4.4: Classical Folded Cascode OTA configuration.
In the proposed topology, a differential PMOS pair is used as input (M1a and M1b)
in order to reduce the noise, the bulks of the transistors are forward biased to reduce
the VTH , increase the inversion level [43] and set the output common mode. The Vcm,o
is set to VDD/2 to have maximum output swing. Since the EEG signal has small offset
(∼1 µV ), the input transistors are always on.
Transistors M3a and M3b consitute two symmetric common gate amplifiers (CGA).
The current sources M2a and M2b provide the current bias to the CGA and are also
the current sources for the differential input. Both CGAs have an active load (current
source) composed by M4a and M4b. Bulks of M4 are connected to the gate and bulks
of all the NMOS are conected to a biasing circuit that generates a voltage of V DD/2
in order to reduce the VTH .
Due to Itail has been removed from the design in order to provide voltage head-
room, devices M5, M6 and capacitors Cc1a, Cc1b are added to perform CM operation
and achieve good CMRR.
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The small signal model of the OTA is shown in figure 4.5. Using nodal analyzis
we have:
Figure 4.5: OTAs small signal model
−gm1Vin = (gds1 + gds2 + gmb3 + gm3 + gds3)V1 − gds3Vout (4.1)
−(gm3 + gmb3 + gds3)V1 + (gds3 + gds4)Vout = 0 (4.2)
By solving for Vout/Vin the DC gain of this stage is obtained:
Av1 =
−gm1(gds3 + gm3 + gmb3)
gds3(gds1 + gds2) + gds4(gds1 + gds2 + gds3 + gm3 + gmb3)
(4.3)
assuming that (gds1 + gds2) >> (gm3 + gmb3 + gds3) then the DC-gain becomes
Av1 =
−gm1(gds3 + gm3 + gmb3)
(gds1 + gds2)(gds3 + gds4)
(4.4)
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By decreasing the current in the CGA, the output resistance increases, enhancing
the gain of this stage, Av1 . However, the unit gain-bandwidth (GBW) is reduced.
The input referred white and flicker noise for this stage is:
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where i is the number of the device, k = 1.38× 10−23J/oK is the Boltzman con-
stant, n is the slope factor, ID is the drain current, T is the temperature, KF is the
flicker noise process dependent constant, Cox is the oxide capacitance, f is the fre-
quency and Wi, Li are the transistor dimensions. The first expression of the equation
4.6 denotes the white noise and the second the flicker noise.
The frequency behavior of the proposed ULV-OTA can be obtained by analyzing
the figure 4.5, including the capacitors. C1 includes Cgd1, C2 includes Cgd2, Cbd2, Cgs3
Cbs3 and C3 includes CL, Cgd3, Cbd3, Cgd4, and Cbd4.
−(gm1−sC1)Vin = (gds1+gds2+gmb3+gm3+gds3+s(C2+Cc))V1−(gds3+sCc)Vout (4.7)
−(gm3 + gmb3 + gds3 + sCc)V1 + (gds3 + gds4 + s(C3 + Cc))Vout = 0 (4.8)
By solving for Vout(s)/Vin(s) gives:
Vout(s)
Vin(s)
=
(−gm1(gds3 + gm3 + gmb3 + sCc)
K
)( 1
1 + as+ bs2
)
(4.9)
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where
a = A/K
b = B/K
and
A = (gds3 + gds4)C2 + (gds1 + gds2 + gds4)Cc + (gds1 + gds2 + gds3 + gm3 + gmb3)C3,
B = C3C2 + C3Cc + C2Cc,
K = gds3(gds1 + gds2) + gds4(gds1 + gds2 + gds3 + gm3 + gmb3)
the poles can be obtained from,
p1 = −KA
p2 = −AB
assuming that Cc >> C3, C3 >> C2 then the dominant pole is:
p1 = −gds3 + gds4
Cc
(4.10)
assuming that (gds1 + gds2) >> gds4 the nondominant pole is given by:
p2 = −gds1 + gds2
C3
(4.11)
Then BW defined as Av|p1| is:
BW =
gm1(gm3 + gmb3 + gds3)
(gds1 + gds2)Cc
(4.12)
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In the design, gm1 is set larger than gm2 and gm4, in order to reduce the total
input referred noise. Only the noise of the first stage is computed, since the gain is
high enough to overcome the equivalent noise of the output stage.
The transistor dimensions of the first amplifier’s stage are shown in the table 4.1.
Table 4.1: OTA transistors dimensions.
Device W (µm) L (µm)
M1a,b 604 0.35
M2a,b 80 0.35
M3a,b 10 0.35
M4a,b 70 0.35
M5a,b 2 0.35
M6 28 0.35
The EEG signal has frequencies from 0.5Hz to 100Hz, therefore the amplifier must
have a bandwidth larger than 100Hz. The simulation shows that the first stage has a
differential open loop gain for this stage is 53dB with a BW of 5.2MHz and PM of
91.7o. The open loop gain is shown in figure 4.6.
Figure 4.6: First stage open loop gain.
By adding the CMFF a CMRR of 44dB@10Hz and 36.8dB@100Hz was achieved.
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Figure 4.7 shows the CMRR curve for the frequency range from 1 to 100Hz.
Figure 4.7: Common mode rejection ratio.
Figure 4.8: Total Input referred noise.
Figure 4.8 illustrates the OTA’s input referred noise in the frequency range of
1 to 100KHz. The simulation uses typical 0.35µm CMOS models and shows just
240nV/
√
Hz of input referred noise at 100Hz.
Figure 4.9 shows the OTAs first stage layout where each transistor is labeled and
requiring and overall area of 175×113 µm2.
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Figure 4.9: First stage OTA’s layout.
4.1.2 Output OTA stage design
The second stage follows a tandem configuration with the first stage and is used
to achive higher gains while maximizing the output swing.
DevicesM7a andM7b are used as input transistors. The bulk of these devices fixes
the output common mode operation to VDD/2. Transistors M8 are current sources.
Figure 4.10 shows the diagram of the Common Source Amplifier (CSA) working in the
subthreshold region.
Figure 4.10: Output OTA.
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The gain of this stage is obtained by analizing the small signal model (figure 4.11):
Figure 4.11: Output OTAs small signal model
0 = gm7Vin + (gds7 + gds8)Vout (4.13)
Solving for Vout/Vin the voltage gain is obtained as follows:
Av2 =
−gm7
gds7 + gds8
(4.14)
The whole amplifier gain is:
Avout = Av1 × Av2 (4.15)
The transistors’ size of the output stage are shown in table 4.2.
Table 4.2: OTA’s output stage transistors’ dimensions.
Device W (µm) L (µm)
M7a,b 597 0.35
M8a,b 5 0.35
The simulation shows a gain of 32.5dB with a BW of 24.34KHz and a PM of 73o
(figure 4.12).
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Figure 4.12: Output stage open loop gain.
Figure 4.13 shows the voltage output swing of the output stage, where a 400mV
output voltage swing is observed.
Figure 4.13: Ouput stage output voltage swing.
The layout of the output amplifier stage is shown in figure 4.14 whose dimensions
are 94µm× 113µm .
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Figure 4.14: Output stage OTA’s layout.
4.1.3 Biasing Circuits
Biasing circuits are developed in order to set the DC operational point of both
amplifiers. For the first amplifier stage, three circuits are developed. Amplifier’s bi-
ases V L and V ptat keep a constat gain over process-temperature variations. Through
terminals VOCMP and VOCMN , VOCMP2 and VOCMN2, Vocm is set. Figure 4.15 shows all
the building blocks of the amplifier, including the biasing stages. The circuits for V L
and V OCM are based on reference [43].
Figure 4.15: Biases diagram.
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V ptat biasing
The V ptat bias circuit generates a voltage that is proportional to the absolute
temperature. The generated voltage feeds the first stage OTA’s current source. The
circuit is based in the well known PTAT bipolar circuit reported in [59].
To compare the behaviour of the CMOS in weak inversion (equation 3.15) and the
bipolar transistor, we use the Ebers-Moll model as follows:
IC = IS(e
VBE/UT − eVBC/UT ) (4.16)
The comparison shows that the CMOS operating in weak inversion is equivalent to
the bipolar transistor. Then as described in [60], bipolar transistor can be substituted
by CMOS transistor working in subthreshold regim (see figure 4.16).
Figure 4.16: PTAT circuit.
The circuit has been built by two current mirrors M1 −M3 and M2 −M4. The
current through M1 is the same than the current of M2 and IB is the same current
flowing through M3 and M4. Therefore:
IB =
S4
S2
I2 (4.17)
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and
VGS1 = VGS3 + IBR (4.18)
substituting IB and I2 by its characteristic equation:
ISS3e
(VGS3−V th)/UT = S4/S2e
(VGS3−V th+IBR)/UT (4.19)
solving for IB,
IB = n
KT
qR
ln(
S2
S4
S3
S1
) (4.20)
The IB current is then reflected to the current source of the amplifier through the
gate of M4.
Figure 4.17: IPTAT behaviour.
Figure 4.17 illustrates the IPTAT simulation where, a temperature sweep shows
the variation of the Iptat with an average of dIref/dT = 85pA/
oC. This simulation
results on a fractional temperature coeficient (TFc) of 2741ppm/oC.
The figure 4.18 shows the Vptat’s layout which measures 45µm× 76.6µm.
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Figure 4.18: Vptat layout.
V L biasing
The VL biasing circuit (figure 4.23) provides a constant current over process-
temperatures variations.
Figure 4.19: VL bias circuit.
This biasing circuit is build by a replica of the IL source (transistors M4), and
two inverters. Transistor ML is the replica of transistor M4 from the first OTA stage
circuit. The current generated byML creates a voltage in the node VR1 of 150mV . The
voltage needed in the gate-bulk is also 150mV. The threshold voltage of the inverters
are set to 150mV .
The circuit dynamically adapts the voltage level trough the bulks of the PMOS in-
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verters and the gate-bulk of the current source. If a variation in temperature or process
produces a decrease in the IL current, the VR1 decrease as well, producing a decrease
at the ouput of the second inverter (V L). This voltage produces a higher current in
ML devices. When the changes in process or temperature produce an increase in the
IL, VR1 increases and V L increases, reducing the current IL.
Figure 4.20: IL histogram for a process variation simulation.
A 100 run Monte Carlo (MC) simulation of process was performed in order to
obtain the variability of the IL against the process variations. Using typical CMOS
models a IL of 6.17nA is calculated. In the MC simulation, an average of 6.176nA is
obtained with a standard deviation of 21.26pA. The results are shown in figure 4.20.
The dimensions of the VL bias circuit are 102.5µm×34.5µm. The layout is shown
in figure 4.21.
Figure 4.21: VL bias layout
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V OCM biasing
The V OCM biasing circuits (figure 4.22) sets the outputs common mode voltage
(Vocm) to the Amplifiers FC and CSA. The desired value of Vocm is 250mV (V DD/2).
Replica of both, amplifiers and two inverters, are used in the figure 4.22. The
switching voltage of the inverters is 250mV. If Vocm is lower than V DD/2 then the
output V OCM (250mV typically) will be lower than 250mV , reducing the PMOS Vth
of the input devices; and the current in the same devices increases, increasing the Vocm.
A capacitor C1 is used to stabilize the circuit. The input DC voltage in the replica
amplifier is set to ground.
Figure 4.22: VOCM biasing circuits. Left: Circuit for setting the Vo,cm. Right: Error Feedback
circuit.
Figure 4.23: Vocm variation against process variation.
The figure 4.23 shows the Vocm simulation where a temperature sweep from 0 to
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45oC illustrates an average of dV ref/dT = 43µV/oC providing a Fractional Tempera-
ture coefficient, FTc, of 1736ppm/oC.
Figure 4.24: Error amplifier layout.
Figure 4.24 shows the error amplifier layout which has dimensions of 118µm by
60µm.
V sub biasing
In order to reduce the Vth of the NMOS devices, a substrate voltage of 250mV is
needed. The V sub biasing circuit (figure 4.25) dinamically adapts the substrate voltage
trough process-temperature variations.
Figure 4.25: Substrate bias circuit.
This circuit is formed by three identical inverters whose switching voltage is set
to 250mV . If a variation in the process and/or temperature cause an increase in the
Vth of the NMOS devices, the switching voltage of the inverters decreases causing an
increase in the output of the first inverter and V sub increases. As V sub feeds the bulks
of all the NMOS devices, the Vth of those devices will decrease.
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The stability of this circuit is controlled by the capacitor.
Figure 4.26 shows the layout of the V sub circuit whose dimensions are 205µm by
77µm.
Figure 4.26: Vsub layout.
Ultra-Low-Voltage amplifier performance
A simulation of whole OTA amplifier including its biasing circuits was performed
using Spectre of Cadence R© software.
Figure 4.27: Ultra-Low-Voltage amplifier open loop gain.
The simulation shows a differential nominal gain of 80dB with a BW of 510KHz
and a PM of 41.6o. Figure 4.27 shows the frequency response simulation in magnitude
and phase from 1Hz to 100MHz. Moreover, a CMRR of 44dB with an input referred
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noise of 240nV/
√
Hz was obtained for the device.
Figure 4.28: Ultra-Low-Voltage amplifier offset.
The figure 4.28 illustrates an histogram that describes the ULV-OTA’s offset volt-
age, in which the value obtained was 406µV . Moreover, the simulated power dissipation
was only 1.9µW .
The simulation results are summarized in table 4.3.
Table 4.3: OTA performance summary.
Parameters
Open loop gain 80dB
Bandwidth 510KHz
Phase Margin 41.6o
Input Offset Voltage 406µV
CMRR 44dB@10Hz
36.8dB@100Hz
Input Referred Noise 240nV/
√
Hz
Power Dissipation
only OTA-core 1.9µW
OTA+biases 4µW
The simulations results clearly shows that the proposed OTA has an excellent
performance and achieves the requirements of low power consumption while having a
high gain in the band of interest being appropriate for its usage in portable EEG devices.
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The ULV-OTAs layout is shown in figure 4.29, were each stage of the amplifer has
been framed. The total dimensions of the OTA device including its biasing circuits are
260µm by 480µm.
Figure 4.29: ULV-OTA layout
4.2 Low-voltage low-power CT Σ∆ ADC
The CT Σ∆ ADC combines an excellent balance between performance, size and
ultra-low voltage applications. Also, while reducing amplifier parameters such as set-
tling time and bandwidth does not degrade the AC performance.
By decreasing the supply voltage, the amplifier’s bandwidth is reduced. That
makes the use of CT Σ∆ ADC suitable in ultra-low-voltage applications.
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4.2.1 Ideal Model
Starting from the desired 16-bit of resolution, the CT Σ∆ ADC was designed. The
SNR is computed as follows:
DR2 = 3(22B−1) (4.21)
DR2 = 3(22∗16−1) (4.22)
Hence DRdB is equal to 98.09dB. For computing the OSR for first, second and
third order devices, a small Matlab script was developed using the following equation:
M = (
2
3
DR2π2L
2L+ 1
)
1
2L+1 (4.23)
where M represents the estimation of the OSR for each case.
Table 4.4 shows the results of the equation 4.23 for a first, second and third order.
Table 4.4: OSR for first to third modulator’s order.
Modulator’s order OSR
1rst 2417
2nd 150
3rd 48
For a first order modulator an OSR of 2417 is needed, given a relatively high
samplig frequency for the 0.35µm CMOS ultra-low-voltage system. For the second and
third order devices, better sampling frequencies are required. Although for the third
order modulator, the lowest sampling frequency is needed, this frequency implies the
uses of higher value of resistances and capacitances, generating more thermal noise (see
section 3.2.1) and taking up more area. For that reason, a second order modulator was
choosen for the AFE. Table 4.5 illustrates the values of resistances and the occupied
area (if implemented in a high resistance poly) . These values assume capacitances, C1
and C2, of 60pF and 50pF respectively.
A CT second order Σ∆ modulator ideal model (figure 4.30) was designed and
simulated using the Matlab toolbox [62] in order to calculate its coeficients. Using the
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Table 4.5: Resistors values for second and third modulator’s order.
Order R1 RD1 R2 RD2
2nd 5 MΩ 2.5 MΩ 665.4KΩ 865.43KΩ
15,000µm2 7,500µm2 1,996µm2 2,596µm2
3rd 15.64 MΩ 7.78 MΩ 2.08MΩ 9.34MΩ
46,920µm2 23,334µm2 6,240µm2 28,020µm2
second order model in the Z-domain the modulator coefficients a={0.223, 0.77, 0.074}
and c={0.111,1.001} were obtained such that the Modulator transfer function becomes:.
Figure 4.30: Modulator’s ideal model.
z2 − 2z + 1
z2 − 1.225z + 0.4415 (4.24)
The modulator was simulated using a 15% delay. The obtained bitstream and its
respective power spectral density is shown in figure 4.31. A SNR peak of 95dB and a
maximum input stable signal of -1.71dB were estimated, according to figure 4.32.
Figure 4.31: Left: Bitstream; Rigth:Bitstream’s PSD.
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Figure 4.32: Modulator’s dynamic range.
4.2.2 Circuit Model
The Modulator building blocks are shown in figure 4.33. The resistors and capac-
itors are calculated as:
Ci =
1
aiRifs
(4.25)
Figure 4.33: CT Σ∆ Modulator
The maximum value of the resistance is determinated by the maximum thermal
noise allowed. As the DAC used is a RZ DAC the equation that models the noise is:
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V 2neq,RTZ = V
2
ni + V
2
nDAC(
Ri
RDAC
)2 + V 2n,OTA(
Ri
Ri||RDAC )
2 (4.26)
The values of capacitances and resistances for the modulator are shown in table
4.5
Amplifier
A current source Amplifier based OTA has been choosen for the ADC’ integrator
(figure 4.34) in order to have greater output swing and wider BW than the FC based
OTA. For maximal output swing a Vocm of VDD/2 is selected. This topology has not
inherent CM operation, therefore, a CM network is added. The amplifier is designed
to work at 0.5V supply voltage.
Figure 4.34: Current source amplifier based OTA for a Σ∆ ADC.
A pseudo-differential pair NMOS (transistors M1a and M1b) is used as input de-
vices. The Vicm in these devices is set to VDD/2 in order to keep them on, and the
nominal value of the bulk, VDD/2, reduces the threshold voltage and increases the
level of inversion. Transistors M2 are active loads (current sources) whose bulks allows
to control Vocm and thus Vth reduces to a nominal value of 100mV . Transistors M3,
M4 and capacitors Ccm form a feedforward network that performs a common mode
operation.
Figure 4.35 shows the small signal model where the open loop gain equation is
calculated as:
0 = gm1Vin + (gds1 + gds2)Vout (4.27)
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Figure 4.35: Output OTAs small signal model
Solving for Vout/Vin:
Av =
−gm1
gds1 + gds2
(4.28)
The transistors dimensions of the OTA used for the simulation are shown in table
4.6.
Table 4.6: Transistor dimensions of the OTA
Device W (µm) L (µm)
M1a,b 693 0.35
M2a,b 698 0.35
M3 789.9 0.35
M4a,b 482 0.35
Figure 4.36: ADCs amplifier open loop gain.
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Figure 4.36 illustrates the bode plots representing the OTA frequency response
in open loop for magnitude and phase. The differential open loop gain of the OTA is
34dB with a BW of 1.063MHz and PM of 83o. Moreover, figure 4.37 shows the CMRR
plot for the amplifier which displays 72dB from 1Hz to 2MHz.
Figure 4.37: ADCs amplifier common mode rejection ratio.
Figure 4.38: ADCs amplifier input referred noise.
The noise and offset performance are shown in figures 4.38 and 4.39, respectively.
The amplifier has an input referred noise of 90nV/
√
Hz and an offset of 1mV .
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Figure 4.39: ADCs amplifier offset.
Finally, figure 4.40 shows the amplifier’s layout, whose dimensions are 130µm by
89.5µm.
Figure 4.40: Amplifier’s layout
The Modulator’s OTA device performance is summarized in table 4.7.
Table 4.7: Summarized results of the Modulator’s OTA.
Parameter Value
Gain 34dB
BW 1.06MHz
PM 83o
CMRR 72dB
Offset 1mV
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Comparator
A single bit quantizer latch-based was implemented for the ADC design, as shown
in figure 4.41. The quantizator consists of a sampling stage, a comparation stage and
a latch stage.
When the clock is low, the signal is sampled by the switchesMs1 andMs2, made by
NMOS transistors; then the signal is compared by the latch type comparator. PMOS
transistors of comparator are tied to ground in order to reduce the transistors threshold
voltage.
The output of the comparator is valid when the clock is high. Moreover, the signal
is latched by the D type Flip-Flop during all the clock period.
Figure 4.41: Single bit quantizer
Figure 4.42 shows the comparator’s layout whose dimensions are 34 µm by 98µm.
96
Figure 4.42: RZ DAC’s layout.
Return to Zero Digital to Analog Converter
As mentioned earlier, the RZ DAC avoids the intersymbol interference, therefore,
reducing the distortion. The RZ DAC is made by a series of switches (figure 4.43)
where NMOS transistors are used to transfer VDD/2 and ground; while PMOS are
used to transfer VDD.
When the clock is low, the RZ DAC is active. At the active phase of the DAC
two values, 0V and 0.5V, will be dependent of the Quatizators output.
At the inactive RZ DAC phase, i.e. when the clock is high, a constant value of
VDD/2 appers at its output.
Figure 4.44 shows the layout of the comparator whose dimensions are 32µm by
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Figure 4.43: Return to zero DAC
28.5µm.
Figure 4.44: RZ DAC’s layout.
Decimator
The bitsream needs to be applied to a low pass filter in order to reduce the quan-
tization noise and return the modulated signal to the band base . This stage is called
decimator.
Here the bitstream is applied to a low pass FIR of 64 coeficients. The repre-
sentation diagram is shown in figure 4.45. The biststream is first loaded into a shift
register of 64bits. When the register is full, each loaded bit is multiplied by a coef-
ficient of the FIR and all the resulted data is added. The desired output appers at Y (n).
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Figure 4.45: FIR diagram.
In order to avoid the multiplication stage, an alternative solution is adopted.
Thanks to the nature of the bitstream is easy to simplify this stage, by chossing a pos-
itive coefficient or negative coefficient if the value of the bit loaded is 1 or 0 respetively.
Figure 4.46 illustrates this solution.
Figure 4.46: Multiplication diagram model.
The FIR was programmed in VHDL and later synthetized in Cadence. Figure
4.47 shows the resulted diagram where the first bistream is latched in a shift register,
then, the frequency is reduced by a factor of 64 and finally the coefficients are selected
and added.
Figure 4.47: FIR based decimator architecture.
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4.2.3 ADC performance
For simulating the ADC, a sinusoidal signal of 100Hz of 190mVpp has been applied
to the input of the ADC giving an SNR of 92dB. The figure 4.48 shows the obtained
bitsream PSD from the simulation.
Figure 4.48: ADCs noise shape.
Figure 4.49 shows the layout of the CT-Σ∆ modulator whose dimensions without
taking into account the capacitors are 480µm by 410µm.
Figure 4.49: CT Σ∆ Modulator.
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The table 4.8 summarize the results of the CT -Σ∆ modulator.
Table 4.8: Modulator performance summary.
Parameter Value
SNR 95dB
ENOB 15.48bits
Max input peak -1.71dB
Power dissipation 7µW
The simulations results show that the Modulator has an excellent performance
achieving 15.5bits while it dissipates only 7µW , being an excellent candidate to be
implemented in portable EEG devices.
4.3 Conclusions
In this chapter a novel amplifier’s topology able to work at supply voltage of 0.5V
was presented. The simulations shown that the proposed amplifier is very suitable to
be implemented in biomedical applications, because of its high gain and low power
dissipation.
Moreover, this chapter also presented the proposed CT-Σ∆ Modulator, that works
at supply voltage of 0.5V. The modulator achieves in simulation a resolution of 16bits
while dissipating only 7µW , which is excellent for biomedical micropower tasks.
The 0.35µm AMS CMOS technology was used to develop the AFE circuit; this
technology was made to operate with a maximum of 3.3V supply voltage. Nevertheless,
a circuit capable to operate with a supply voltage of 0.5V was developed.
The proposed FIR operates with a supply voltage of 1V; however, by replacing the
cells that AMS provides by full custom cells, with special polarization in the substrate,
the FIR will be able to operate with a polarization voltage of 0.5V.
Then, based on the excellent performance of the AFE shown by the simulation,
the ASIC was fabricated. Figure 4.50 shows a photo of the AFE’s ASIC. The FIR
filter occupies the half of the space, while the ULV-OTA and the Modultor occupies
the other half. The total dimensions of the AFE are 852µm by 1542µm.
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Figure 4.50: AFE’s ASIC
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Chapter 5
Analog Front End Test
Ce chapitre de´taille le proce´de´ de mesure et la carte de test de´veloppe´e pour les
test des circuits prototypes. Plusieurs mesures peuvent eˆtre faites sur l’ASIC, test de
l’ULV-OTA, du modulateur de Σ∆ avec ou sans le filtre FIR. La section 5,1 pre´sente la
fonction globale de la carte de test, et l’explication de chaque module. Dans la section
5,2 la configuration de la carte de test pour tester l’ULV-OTA est pre´sente´e.
La section 5,3 pre´sente la configuration pour le bitstream du modulateur et le
meassurement du mot 16 bit.
Dans la section 5,4 pre´sente les re´sultat de mesure de l’ASIC pour ve´rifier son
fonctionnement. En sous-section 5,4,1 les caracte´ristiques de gain de boucle ouverte,
de largeur de bande, d’offset, de bruit en sortie e de puissance dissipe´e par l’OTA
sont pre´sente´s. Le gain global d’ULV-OTA n’a pas e´te´ mesure´, puisque le Vpp infe´rieur
re´alisable du signal d’entre´e e´tait 500µV . Avec cette valeur dans le signal d’entre´e, la
sortie de l’ULV-OTA est sature´e. Alors le gain de boucle ouverte a e´te´ mesure´ dans
chaque e´tage se´pare´ment. En sous-section 5,4,2 les re´sultats de test du CAN sont
pre´sente´s. Le modulateur a e´te´ teste´ en utilisant un signal du sinus de 50Hz. Les car-
acte´ristiques mesure´es sont le rapport signal sur bruit (SNR), le nombre de bits effectifs,
signal maximum d’entre´e et dissipation de puissance. En plus des tests du modulateur,
le modulateur a e´te´ teste´ avec le filtre FIR, obtenant des caracte´ristiques d’INL, et de
DNL identiques aux carate´ristiques estime´es par simulation. De plus le convertisseur ne
pre´sente pas de code manquant. Enfin dans la section 5,5 les conclusions sont donne´es.
Deux tableaux sont pre´sente´es afin de comparer les re´sultats obtenus en simulation et
en test.
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Introduction
This chapter describes the test and the results obtained from the system that was
proposed in the previous chapters. Section 5.1 explains the global function of the test
card, section 5.2 and 5.3 show the special cases of the test card configuration for the
ULV-OTA and the CT-Σ∆ ADC. Finally, section 5.4 presents the ASIC meassurements
to verify its performance.
5.1 Test board
The test board was designed to test the ULV-OTA, to perform the test and anal-
ysis of the bitstream’s CT-Σ∆ Modulator and to test the complete CT-Σ∆ ADC (the
modulator plus the decimation filter). The figure 5.1 shows a photograph of the test
card board.
Figure 5.1: Test card circuit.
The overall function of the test card is described in the diagram of the figure 5.2.
At the time the test card is initialized, a 16 bits signal predefined by the user (eg.
sinusoidal, white noise, etc.) is charged in the signal generation module. This module
consists of a 64K × 16 SRAM and a 16 bits DAC. Moreover, in this step the test type is
selected via two multiplexers. Two 16 bits buffers perform the function of the external
multiplexer and the second multiplexer is programmed into the FPGA.
Once the test card is configured with the desired test and the signal is loaded, the
card sends the signal to the ASIC. Thus, depending on the selected test configuration,
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that signal could be the signal from ULV-OTA, the bitstream or the 16 bits signal
from the ASIC’s ADC. The FIFO sends the signal to the computer via the NI PCI
6533 aquisition card, where the signal is displayed and processed by an user interface
developed in LabView.
Figure 5.2: Blocks diagram of the test card
5.2 Ultra-low voltage amplifier Test configuration
This test supports both, first and second ULV-OTA stage open loop gains and
band widths, output referred noise, and offset meassurements. Additional flexibility is
provided through the possibility of changing manually the jumpers, and then modify-
ing the testing functions for the ULV-OTA stages. The figure 5.3 shows the test card’s
block diagram and information flow configurations for this test.
105
Figure 5.3: ULV-OTA test and information configuration.
When the card is activated, the signal is loaded into the signal generation module
and in the case of open loop gain and band width meassurement, a frequency sweep
from 50Hz to 50KHz signal is selected. For the noise meassurement both ULV-OTA
inputs are tied to ground.
The signal generator gives a single phase signal, however, the proposed ULV-OTA
is a fully differential OTA, which means that positive and negative phases are needed.
Therefore, a single differential ouput unity gain op-amp phase splitter is placed after
the signal generator. The output of the splitter is then reduced by an array of resis-
tances in order to achieve values of hundreds of µ-volts.
After the ULV-OTA, an analog signal conditioning stage is placed to isolate and
couple the ULV-OTA ASIC’s output with the external ADC. The 16 bit signal is taken
by the FIFO, that has a sampling rate of 454KHz, and then it is sent to the PC.
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5.3 CT Σ∆ ADC Test
Here two test set up configurations are available: the modulator or the modulator
plus the decimation filter. With the modulator test, the bitstream is analyzed, while
the modulator plus the filter test gives both, the INL and DNL meassurements.
5.3.1 CT Σ∆ Modulator Test
This test set up allows the analysis of the bitstream and its PSD. The SNR, SINAD
and ENOB result from this test analysis.
A sinusoidal signal is loaded in the signal generation module, as a first step in the
board test set up configuration. The CT-Σ∆ modulator is feed by the phase splitter
stage that has a unitary gain and an output common mode of 0.25V . The modulator
works with a clock of 30 KHz and voltage levels of 0 and 0.5V .
Figure 5.4: Modulator test and information configuration.
The modulator’s output bitstream has a low value of 0V and a high value of .5V .
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Nevertheless, the FPGA recognizes a high value as a 3.3V . In order to, communicate
the ASIC with the FPGA, a simple comparator is placed to pull up the bitstream values.
The FIFO, working at 30KHz, receives the bitstream and sends it to the PC via
the NI card.
The FIR filter could be programmed in the FPGA, such that a programmable fil-
ter could be tested. Figure 5.4 illustrates the block and information diagram of this test.
5.3.2 Modulator with Decimation filter Test
In this test the INL, DNL and the Histogram are meassured from the ASIC’s ADC
(Modulator + FIR) .
As in the other configurations, the signal is first loaded, in this case a sinewave.
Then the ADC is fed by the unity gain phase splitter, whose output common mode
voltage is 250mV . In this test set up the ADC works with a clock of 30KHz.
The ASICs FIR ouput is taken by the FPGA. However, the high value of the FIR
is 1V and the low value is 0V while the FPGA needs a high value input of 3.3V . For
that reason, an array of comparators is placed between the FIR’s output and the FPGA
input, in order to pull up the high value of the FIR. Finally the signal is received by
the FIFO and it is sent to the PC via the NI card.
Figure 5.5 illustrates the block and information diagram for this test set up.
5.4 Test results
The following section presents the results obtained from the test set ups explained
previously. First, the ULV-OTA results are presented in subsection 5.4.1 and second,
the ADC results are presented in subsection 5.4.2.
5.4.1 ULV-OTA test results
For testing the open loop gain of both stages, a sweep signal from 50Hz to 50
KHz was used. For the first stage, the signal was reduced by an array of resistors to
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Figure 5.5: Modulator with FIR test and information configuration.
a level of 200µV , having an input common mode voltage of 0V .
The messured open loop gain was 38.8dB with a bandwidth of 10.23KHz. The
figure 5.6 shows the meassured gain for the first stage. The meassured offset for this
stage was 400µV .
The figure 5.7 shows the meassured output referred noise. For this test, both
inputs were tied to ground and then the noise was meassured at the ouput of the first
stage. The ULV-OTA has a noise of 1.4mV rms in band of interest (0.5Hz to 100Hz)f.
For meassuring the open loop gain of the second stage, a frequency sweep from
50Hz to 50KHz with a 250mV input common mode was used.
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Figure 5.6: ULV-OTA first stage open loop gain.
Figure 5.7: Output referred noise.
The figure 5.8 shows the meassured open loop gain for the second stage, where
the gain was 18.6dB and the bandwidth was 6.45KHz.
The output swing was also measured since this stage was designed to improve
it. The figure 5.9 shows the meassured output swing of the second stage. The CH1
represents the x-axis while the CH2 represents the y-axis. A 300mV ouput swing with
2% of distortion was obtained.
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Figure 5.8: ULV-OTA second stage open loop gain.
Figure 5.9: Output swing.
5.4.2 ADC test results
In this test a sinusoidal signal of 50Hz with 440mVpp and 250mV input common
mode has beed applied to the CT-Σ∆ modulator.
The meassured bitstream is shown in the figure 5.10. However, since the signal in
time domain doesn’t have information, the PSD of the bistream has been estimated.
From the figure 5.11 the meassured SNR is 94.2dB the ENOB is 15.35 bits and
the SINAD is 94.38dB.
The figure 5.12 shows the meassured dynamic range of the modulator. The max-
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Figure 5.10: Bitstream.
Figure 5.11: PSD of the bitstream.
imum peak is presented at an input signal of -1.11dB and the minimum input signal is
-70.69dB.
Finally, the modulator plus the FIR filter were tested, meassuring its DNL and
INL. The figure 5.13 shows this meassurement. A DNL of +.783 / -.62 LSB with non
missing code, and an INL of +.34 / -2.31 LSB were obtained.
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Figure 5.12: CT ADC dynamic range.
5.5 Conclusions
In this chapter the detailed development of the full custom test board was pre-
sented. The test board is able to test the proposed ULV-OTA, the Σ∆ Modulator with
or without the FIR filter.
Tables 5.1 and 5.2 present a comparison summary of the meassurement results for
the ULV-OTA and the modulator, respectively.
For the ULV-OTA measurements of open-loop gain, bandwidth, offset, ouput noise
and power dissipation were done. However, the overall ULV-OTA gain was not mea-
sured, since the lower achievable Vpp of the input signal was 500µV . With this value in
the input signal, the output of the ULV-OTA is saturated. Then open-loop gain was
measured in each stage.
From table 5.1, is possible to see that the open-loop-gain and bandwidth from
simulation and test differ by a significant amount. This is caused, perhaps, by the Iptat
circuit. Power dissipation and offset seem to match better to the simulation results.
The modulator was tested using a 50Hz sine signal. The measurements performed
were Signal to Noise Ratio, Effective Number of Bits, Maximum input peak, Power Dis-
sipation. The test results of the modulator match perfectly with the simulation results
showing an excellent design of the Σ∆ Modulator.
In addition to the presented test of the modulator, the modulator was tested in
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Figure 5.13: Histogram, DNL and INL.
combination with the FIR filter, obtaining excellents measurements of INL, DNL and
without any missing code.
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Table 5.1: ULV-OTA comparison summary.
Parameters Measurement Simulation
Supply Voltage 0.5V 0.5V
Open loop gain
1rst stage 38.8dB 53dB
2nd stage 18.6dB 32.5dB
Bandwidth
1rst stage 10.23KHz 5.2MHz
2nd stage 6.45KHz 24.34KHz
Offset 400µV 406µV
Output Noise 1.4mV rms@100Hz 9mV rms@100Hz
Power Dissipation 2µW 1.89µW
Table 5.2: CTΣ∆ modulator comparison summary.
Parameter Meassurement Simulation
Supply Voltage 0.5V 0.5V
SNR 94.2dB 95dB
ENOB 15.35bits 15.48bits
Max input peak -1.11dB -1.71dB
INL +.34/-2.31 LSB –
DNL +.78/-.62 LSB –
Missing Code 0 –
Power Dissipation 7µW 7µW
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Chapter 6
A 0.13µm CMOS Discrete-Time Σ∆ Modulator
Dans ce chapitre la conception d’un modulateur Sigma Delta en temps discret
(DT-Σ∆) de´veloppe´ en technologie de 0,13µm CMOS de STMicroeletronics fonction-
nant a` la tension d’alimentation de 0,5V est pre´sente´. Le modulateur en temp discret a
e´te´ choisi malgre`s ses inconve´nients (en particulier consommation plus imporante) par
rapport au modulateur en temps continu parce que, dans cette technologie la re´alisation
de re´sistances de fortes valeurs s’est ave´re´e demander une surface de silicium incon-
side´re´e.
Dans la section 6,1 le mode`le ide´al de modulateur est analyse´ et simule´. Un SNR
de 98dB avec un OSR de 150 est atteind. La section 6,2 de´taille la re´alisation du circuit
au niveau transistor pour chaque bloc du modulateur. Cette section commence par le
circuit ge´ne´ral du modulateur, suivi de la pre´sentation de l’OTA. Dans ce modulateur
une configuration semblable au cascode OTA est utilise´e. En sous-section 6,2,2 les
circuits de polarisation de l’OTA sont pre´sente´s. Ces circuits agissent en meˆme temps
comme re´action de mode commun (CMFF) et en tant que circuits de contre-re´action
de mode commun (CMFB). La sous-section 6,2,3 pre´sente le circuit de commutateur
et en sous-section 6,2,4 le comparateur de D-latch est pre´sente´.
La section 6,3 pre´sente les re´sultats de simulation du modulateur de DT-Σ∆. Enfin
dans la section 6,4 les conclusions sur la conception de ce modulateurs sont pre´sente´es.
Dans cette premie`re conception, il n’a pas e´te´ pris en conside´ration la compensation
des de´rives, les erreurs d’appariement, ni les effets non-ide´aux des commutations.
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Introduction
This chapter presents a ULV-Discrete Time (DT) Σ∆ Modulator developed in a
0.13µm CMOS tecnology by STMicroelectronics. This process is a multi-well tech-
nology that allows NMOS and PMOS isolated substrates, having available design ar-
chitectures that the 0.35µm CMOS process would not allow, due to the necessity of
connectivity the NMOS substrates to the same potential. However, the 0.13µm CMOS
process is a deep submicron digital technology that does not have a special layer to
make high resistances. For example a resistor of 2.5MΩ occupies an area of 9,804µm2
using 0.13 µm process while in 0.35 µm CMOS technology it occupies just 7,500µm2.
Therefore, if the CT Σ∆ modulator, reported in section 4, is implemented in this tech-
nology the circuit will occupy excessive area having much higher cost. Hence, a DT
Σ∆ modulator was selected to use 0.13µm CMOS technology.
The chapter presents the ideal modulator model in section 6.1, the analysis of the
modulator circuit in section 6.2 and the simulation results in section 6.3.
6.1 Ideal Model
A second order modulator was choosen due to its good stability. The figure 6.1
shows the architecture of the modulator.
Figure 6.1: Second order DT Σ∆ Modulator.
The modulator is designed for a desired 16bits of resolution for which the SNR
can be evaluated as follows:
SNR = 6.02ENOB + 1.76 (6.1)
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SNR is then 98dB and an OSR of 150 is needed.
In order to compute the modulator’s coeficients the Σ∆ Matlab Toolbox [62] was
used. The obtained coefficients are {a1 = 0.2673, a2 = 0.2309, b1 = 0.2673 and
c1 = 0.3}. The ai coefficients are the DAC’s coefficients and the b1 and c1 are scaling
coefficients.
The figure 6.2 show the bitstream of the ideal model simulated with the Σ∆Matlab
Toolbox. In this simulation the techonology limitations are not took into account. The
figure 6.3 shows the PSD of the bitstream.
Figure 6.2: Bitstream of the ideal model.
Figure 6.3: Bitstream’s PSD.
In figure 6.4 the dynamic range is shown, where the maximum input is -1.71dB
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with a SNR of 92dB.
Figure 6.4: Modulator’s dynamic range.
6.2 Modulator’s Circuit
The figure 6.5 shows the schematic circuit of the modulator. In order to calculate
the value of the capacitances, the difference equations of the modulator (eqs. 6.2 and
6.9) must be solved.
Figure 6.5: ADC circuit model.
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For computing the values of C1 and C2 we have:
x1(n+ 1) = x1(n) + b1u(n)− a1v(n) (6.2)
where x1 = V x1/1V , u = (V in− 0.25V )/0.25V and v = 2vd − 1.
Substituting,
V x1(n+ 1) = V x1(n) + b1
Vin − .25
.25
− a1[2vd − 1]1V (6.3)
V x1(n+ 1) = V x1(n) +
b1Vin
.25
− 2a1vd1V (6.4)
V x1(n+ 1) = V x1(n) + 1.096Vin − .5346V vd (6.5)
V x1(n+ 1) = V x1(n) +
2C1
C2
Vin − 2C1
C2
VDDvd (6.6)
Then,
2C1
C2
= 1.092 (6.7)
or
2C1
C2
0.5 = .5346 (6.8)
Making C1 equal to 1pF , C2 is 1.87pF .
For obtaining the values of C4, C5 and C6 we have,
x2(n+ 1) = x2(n) + c1x1(n)− a2v(n) (6.9)
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Substituting,
V x2(n+ 1) = V x2(n) +
2Vin
3
− .2309[2vd − 1]1V (6.10)
V x2(n+ 1) = V x2(n) +
2C4Vin
C5
− 2C6VDD
C5
vd + .2309V (6.11)
Then,
2C4
C5
= 2/3 (6.12)
or
2C6
C5
0.5 = .4618 (6.13)
Making C5 equal to 2pF , C4 is 0.666pF and C6 is .923pF .
6.2.1 Ultra-low voltage OTA
A modified version of the OTA proposed in chapter 4 is now described. The first
stage is based in the FC-OTA and the second stage is based in the CSA topology. As
the tail current were removed for the design, a common mode feedforward (CMFF) and
common mode feedback (CMFB) circuits are added.
First stage OTA
The core of this topology is similar to the 0.35 µm ULV-OTA. The main differences
arise in the input device (NMOS) and in the added gain boost circuit. The proposed
circuit is shown in figure 6.6.
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Figure 6.6: First stage ULV-OTA.
A pseudo-differential input NMOS pair is used as input (M1a and M1b). The
bulks of the input devices are forward biased in order to reduce the VTH and increase
the inversion level. Transistors M3a and M3b constitute two symmetric CGA whose
bulk is forward biased. The gate of these transistors is fed by the ouput of the gain
boost circuit. This circuit allows an increase in rout to about routAboost.
Transistors M2a and M2b are the current sources for the CGA and for the input
devices. The gate of these transistors are fed by the CMFF circuit. Both CGAs have
an active load performed by transistorsM4a andM4b, its gate are used to set the Vocm.
The desired Vocm is VDD/2 in order to have maximum output swing.
The small signal model of the proposed OTA is shown in figure 6.7.
Figure 6.7: OTAs small signal model
The rout is given by :
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rout = ((rds3 + re + (gm3 + gmb3)rds3re)||rds4)gmboostrboost (6.14)
Where re is 1/(gds1 + gds2), then:
rout =
gds1 + gds2 + gds3 + gm3 + gmb3
gds4(gds1 + gds2 + gds3 + gm3 + gmb3) + gds3(gds1 + gds2)
(
gmboost
gdsboost
) (6.15)
The gain is therefore:
Av =
−gm1gmboost(gds3 + gm3 + gmb3)
(gds4(gds1 + gds2 + gds3 + gm3 + gmb3) + gds3(gds1 + gds2))gdsboost
(6.16)
where gmboost and gdsboost, are gm6 and ggs5 + gds6 respectively.
The frequency response of the OTA is:
Vout(s)
Vin(s)
=
(−gm1(gds3 + gm3 + gmb3 + sCc)
K + As+Bs2
)( gm6 − sC6
gds5 + gds6 + sC5
)
(6.17)
where
a = A/K
b = B/K
and
A = (gds3 + gds4)C2 + (gds1 + gds2 + gds4)Cc + (gds1 + gds2 + gds3 + gm3 + gmb3)C3,
B = C3C2 + C3Cc + C2Cc,
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K = gds3(gds1 + gds2) + gds4(gds1 + gds2 + gds3 + gm3 + gmb3)
the dominant pole is therefore,
p1 = −gds3+gds4Cc
and the GBW defined as Av|p1| is:
GBW =
gm1(gm3 + gmb3)
(gds1 + gds2)(gds5 + gds6)Cc
(6.18)
Figure 6.8: First stage pen loop gain.
Figure 6.8 shows the simulated open loop gain for this stage. The obtained gain
was 42dB with a BW of 20MHz and a phase margin of 90o.
ULV-OTA second stage
As we mention before, this output stage is cascaded after the first stage in order
to achive higher gain while maximizing the ouput swing.
Devices NMOS M7a and M7b are used as input transistors. Transistors M8 are
current sources; and their gates are connected to the CMFB output circuit, in order to
set the Vocm in VDD/2. Figure 6.9 shows the diagram of the Current Source Amplifier
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Figure 6.9: ULV-OTA second stage.
(CSA).
The gain of this stage is obtained by analyzing the small signal model (figure 6.10):
Figure 6.10: Output OTAs small signal model
0 = gm7Vin + (gds7 + gds8)Vout (6.19)
Solving for Vout/Vin we obtain the voltage gain as follows:
Av2 =
−gm7
gds7 + gds8
(6.20)
The simulated open loop gain is 25.8dB with a BW of 14MHz and PM of 92.5o.
The simulation is shown in figure 6.11.
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Figure 6.11: Open loop gain and phase of the second stage.
The whole amplifier gain is:
Avout = Av1 × Av2 (6.21)
The transistors dimensions of the ULV-OTA used for the simulations are shown
in the table 6.1.
Table 6.1: ULV-OTA transistors dimensions.
Device W L Device W L
M1a,b 1.2 µm .4µm M7a,b 1.18 µm .4µm
M2a,b 119.45 µm .4µm M8a,b 10 µm .4µm
M3a,b 9 µm .4µm
M4a,b .43 µm .4µm
M5a,b 5 µm .4µm
M6a,b .8 µm .4µm
The figure 6.12 shows the gain and phase plots of the whole proposed amplifier.
A gain of 66dB is obtained with a BW of 600MHz.
The figure 6.13 shows the montecarlo simulation for obtaining the offset. The
obtained offset is 1.18mV .
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Figure 6.12: Open loop gain and phase.
Figure 6.13: Simulated Offset.
The results are summarized in table 6.2.
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Figure 6.14: Amplifer settling time.
Table 6.2: ULV-OTA comparison summary.
Parameters Value
Open loop gain 66dB
Bandwidth 600MHz
Offset 1.18mV
6.2.2 Biasing Circuits
The circuits here presented are used to set the DC operational point of the am-
plifier and they also are used as CMFF and CMFB circuits.
For the first stage to circuits are developed, a CMFF and CMFB circuit while for
the second stage only a CMFB circuit has been developed.
Switched Capacitor Common Mode Feedback Circuit
A Switched Capacitor (SC) common mode feedback (CMFB) circuit is used to
stabilize the ouput common mode voltage. Figure 6.15 shows the SC-CMFB circuit.
The SC CMFB circuit consists of a Cc and Cs capacitors, and eight switches con-
troled by two clocks with non-overlaping phases.
In the SC CMFB the Vocm represents the desired biasing output common mode
voltage, Vdesired represents the desired biasing voltage for the OTA current sourcesM4i
for getting the Vocm.
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During the active phase φ1, Cs is charged with Vocm − Vdesired; when phase φ2 is
active, the charges are redistributed between Cs and Cc.
Figure 6.15: SC-Common mode feedback circuit.
Figure 6.16: First stage output common mode.
The convergence for CMFB of the first stage is shown in figure 6.16.
Figure 6.17 shows the CMFB convergence for the second amplifier stage.
The convegence for both stages occurs at 416µS.
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Figure 6.17: Second stage output common mode.
Common mode Feedforward Circuit
As the Itail has been removed, a common mode feedforward circuit is needed for
performing the CM operation. Figure 6.18 shows the circuit.
Figure 6.18: Common mode Feedforward circuit.
The circuit performs a transconductor whose differential transconductance is zero.
The output current of this transconductor is substracted out from the output current
of the ULV-OTA. The circuits then performs a feedforward cancellation path.
The current of this circuits is fed in the ULV-OTA by means of the device M10
and M13.
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The devices should be one half of the ULV-OTA input devices.
6.2.3 Switch
The switch is performed by a simple transmission gate circuit, that is shown in
figure 6.19.
Figure 6.19: Transmission gate circuit used as CMOS switch.
6.2.4 Comparator
Figure 6.20 shows the latch based comparator. The comparator consists of a sam-
pling stage, performed by switches S1 and S2, a bulk-driven comparator stage and a
D-latch.
When the CLK is high, the switches S1 and S2 are sampling the input signal. Then
when the CLK is low the signal is compared, having a valid output. Finally the signal
is feed into the D-latch. The latch works with a delayed version of the CLK’s high value.
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Figure 6.20: Quatizer using D-latch.
6.3 DT-Σ∆ Modulator performance
The results are summarized in the table 6.3.
Table 6.3: DT-Σ∆ Modulator performance.
Parameters
SNR 92dB
ENOB 14.99 bits
Max. input peak -1.7 dB
The achived SNR was 92dB with an OSR of 150. However by incrementing the
OSR a higher SNR could be obtained.
6.4 Conclusions
In this chapter the design of a DT-Σ∆ Modulator developed in a 0.13µm CMOS
technology by STMicroeletronics working at supply voltage of 0.5V was presented. The
DT Modulator was selected over its CT counterpart, because, if an architecture similar
to the proposed in chapter 4 is implemented, more area is needed incrementing enor-
mously the cost.
The ideal modulators was simulated, showing a good performance of the DT Mod-
ultor. As a result of the good behavior of the modulator, a circuit was designed. In this
first design, it has not been considered the compensation of the skew effects, mismatch
contributions, non-ideal switching effects. However, preliminary results show the via-
bility of developing this modulator architecture using a supply voltage of 0.5V.
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Chapter 7
Conclusions and Future work
Conclusion
Dans ce travail, la faisabilite´ de la re´alisation de circuits tre`s basse tension, utilisant
une technologie CMOS 0,35µm alimente´s en seulement 0,5V alors que la technologie
demande en fonctionnement standard 3,3 volts, pour un EEG utilisant une technologie
CMOS a e´te´ e´tudie´e. En particulier, un amplificateur tre`s basse tension (ULV-OTA)
et un modulateur Σ∆ a` temps continu (CT-Σ∆) avec leurs circuits de polarisation ont
e´te´ de´veloppe´s.
Dans ce travail de the`se, nous avons propose´ une architecture originale pour l’ULV-
OTA. L’ULV- OTA a e´te´ optimise´ pour le traitement des signaux d’EEG et se compose
de deux e´tages. La premier e´tage est base´e sur un circuit cascode replie´ (FC-OTA) et
le second e´tage est base´ sur un amplificateur de courant (CSA) qui a e´te´ ajoute´ pour
maximiser la dynamique de sortie du signal. Le tableau 7,1 re´sume les performances
obtenue a` partir des mesures et des simulations.
Un incre´ment dans la tension de grille des dispositifs M2, provoque´e par le circuit
polarise´ d’Iptat, est probablement la cause de la de´gradation du gain du premier e´tage.
Bien que les re´sultats de mesures ne soient pas parfaitement conformes aux simu-
lations pour le pre´-amplificateur, les performances obtenues pour l’ULV-OTA propose´
peuvent eˆtre compare´e aux meilleures re´alisations de´crites dans l’e´tat de l’art. Dans
le tableau 7,2, les re´sultats de simulation de ce travail sont compare´s a` l’e´tat de l’art.
En particulier, la puissance consomme´e est une des plus faible compare´e aux autres
re´alisations.
En ce qui concerne l’ADC, on a propose´ une architecture CT-Σ∆ du second or-
dre. Ce modulateur fonctionne avec un OSR de 150 et atteint un rapport signal a`
bruit (SNR) de 94.2dB. Le modulateur a e´te´ conc¸u pour fonctionner avec une tension
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d’alimentation de 0,5V. Le modulateur a e´te´ optimise´ pour des signaux d’EEG, tel que
le signal d’entre´e doit eˆtre entre 0,5Hz et 100Hz. Le filtre de de´cimation compose´ d’un
filtre FIR, n’a pas e´te´ optimise´ pour fonctionner a` 0,5V, toutefois il fonctionne avec
une tension de 1V.
Le tableau 7,3 re´sume les re´sultats obtenus pour les simulation et les mesures.
Les re´sultats de test sont tre`s proches de ceux pre´dits par la simulation. Les re´sultats
de l’ULV-OTA et tre`s bonnes caracte´ristiques obtenus pour le modulateur CT-Σ∆,
montrent qu’il est possible de mettre en uvre les circuits en tre`s bas tension en cette
technologie avec quelques restrictions sur la largeur de bande et la vitesse. Les perfor-
mances obtenus pour le circuit de traitement AFE propose´ sont tre`s approprie´ pour
les dispositif biome´dicaux basse consommation comme les dispositif portatif d’EEG. Le
tableau 7,4 permet de comparer les re´sultats obtenus pour le convertisseur avec l’e´tat
de l’art.
En plus de cet ASIC de´veloppe´ en technologie CMOS 0,35µm, un modulateur Σ∆
de temps discret a e´te´ conc¸u et simule´ utilisant une technologie CMOS 0,13µm. Un
modulateur du second degre´ a e´te´ choisi, ayant un OSR de 150 obtenant un SNR de
92dB.
La topologie de l’OTA dans les modulateurs est semblable a` celle propose´e en le
chapitre 4. Cette topologie a obtenue une largeur de bande plus grande et un temps de
stabilisation re´duit. Il pre´sente donc des caracte´ristiques compatibles avec contraintes
de re´ponse de l’inte´grateur.
Le modulateur de DT-Σ∆ a e´te´ seulement simule´ et les re´sultats sont donne´s dans
le tableau 7,5.
Les contributions principales de ce travail de recherches sont :
• Un OTA topologie de tre`s faible tension de alimentation.
• Des circuits de polarisation.
• Une carte de test de´die´e.
• Un modulateur CT-Σ∆ de tre`s basse puissance
• Un modulateur DT-Σ∆ de tre`s faible tension d’alimentation
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7.1 Conclusions
In this work, the implementation feasibility of ultra-low voltage circuits for an
EEG using a 0.35µm CMOS technology has been studied. Particulary an ULV-OTA
and a CT Σ∆ modulator with their bias circuits were developed.
A novel architecture for the ULV-OTA was proposed in this thesis. The ULV-
OTA was customized for processing of EEG signals and consists of two stages. The
first stage is based on a FC-OTA and the second stage is based on a CS-Amplifier which
was added to increase the output swing of the signal.
Table 7.1 shows a comparative performance parameters obtained from meassure-
ments and simulations.
Table 7.1: ULV-OTA comparison summary.
Parameters Measurement Simulation
Supply Voltage 0.5V 0.5V
Open loop gain
1rst stage 38.8dB 53dB
2nd stage 18.6dB 32.5dB
Bandwidth
1rst stage 10.23KHz 5.2MHz
2nd stage 6.45KHz 24.34KHz
Offset 400µV 406µV
Output Noise 1.4mV rms@100Hz 9mV rms@100Hz
Power Dissipation 2µW 1.89µW
An increment in the gate voltage of the M2 devices, provoked by the Iptat bias
circuit, could be the cause of the gain degradation in the first stage.
Even though the measurements do not match with the simulation results, the per-
formance of the proposed ULV-OTA can be compared with previously reported devices.
In table 7.2, the simulation results of this work are compared with the state-of-the-art.
The power dissipation performance is one of the best compared with the latest reported
devices.
For the ADC, a 2nd order CT-Σ∆ architecture was proposed. The CT Σ∆ mod-
ulator works with a 150 OSR and achieves a SNR of 94.2dB. The modulator was
designed to operate with 0.5V of supply voltage. The modulator was customized for
EEG signals, such that the input signal must be between 0.5Hz and 100Hz. The FIR
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Table 7.2: Low-voltage amplifiers specification comparison.
Supply Gain BW Consumption Noise Process Ref
0.5V 52dB 2.5MHz 110µW 280 nV√
Hz
@10KHz 0.18µm [43] (body)
0.5V 62dB 10MHz 75µW 225 nV√
Hz
@10KHz 0.18µm [43] (gate)
0.5V 55dB 8.7MHz 77µW 157 nV√
Hz
@10KHz 0.18µm [44]
0.5V 61dB 41MHz 510µW 28 nV√
Hz
@10KHz(in) 0.18µm [45]
0.5V 58dB 13.5MHz .085µW – 0.18µm [46]
0.5V 65dB 550KHz 28µW 675 nV√
Hz
@10KHz (in) 0.18µm [47]
0.5V 90dB 100KHz 1.5µW – 0.35µm [48]
0.5V 80dB 510KHz 2µW 240 nV√
Hz
0.35µm This work
based decimation filter, was not optimzed to work at 0.5V, however it operates at low
voltage of 1V .
The table 7.3, shows the results obtained from the simulation and from the test.
There is a high coherency among the results showing that the modulator has a good
performance.
Table 7.3: CTΣ∆ modulator comparison summary.
Parameter Meassurement Simulation
Supply Voltage 0.5V 0.5V
SNR 94.2dB 95dB
ENOB 15.35bits 15.48bits
Max input peak -1.11dB -1.71dB
INL +.34/-2.31 LSB –
DNL +.78/-.62 LSB –
Missing Code 0 –
Power Dissipation 7µW 7µW
The results of the ULV-OTA and the excellent performance of the CT-Σ∆ modu-
lator, show that it is possible to implement ultra low voltage circuits in this technology
with some restrictions in bandwidth and speed. Moreover, the results show that the
proposed AFE is very suitable for biomedical low-power dissipation as a portable EEG
device. A comparison among the proposed modulator with other reported modulators
is shown in table 7.4, where is possible to see that the performance of our modulator.
In addition to the ASIC developed in 0.35µm CMOS technology, a Discrete-Time
Σ∆ modulator was designed and simulated using a 0.13µm CMOS technology. A sec-
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Table 7.4: CT Σ∆ ADC specification comparison.
Supply SNDR BW Consumption Process Ref
0.5V 74dB 25KHz 300µW 0.18µm [55]
0.5V 81dB 25KHz 300µW 0.18µm [56]
1.5V 15MHz 70mW 0.13µm [57]
1.5V 74dB 600KHz 6mW 90nm [58]
0.5V 94.2dB 100Hz 7µW 0.35µm This work
ond order modulator was selected, having an OSR of 150 and obtaining a SNR of 92dB.
Table 7.5: DT-Σ∆ Modulator performance.
Parameters Simulation
SNR 92dB
ENOB 14.99 bits
Max. input peak -1.7 dB
The OTA’s topology in the modulator is similar to the one proposed in chapter 4.
This topology, obtained a higher bandwidth and settling time, therefore, it is a good
candidate to be used in the modulator’s integrator device.
The DT Σ∆ modulator was simulated only and the results appear in table 7.5.
The main contributions of this research work are:
• Ultra-low voltage OTA novel topology
• Biasing circuits
• Full Custom Test board
• An ultra-low voltage low power CT-Σ∆ Modulator
• An ultra-low voltage DT-Σ∆ Modulator
7.2 Future Work
As the ULV-OTA did not achieve the expected results, an analysis and evaluation
of other Iptat circuit are suggested. Moreover, some improvements in the CM feedfor-
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ward path could be done.
Once the test of the amplifier match the expected parameters, a multichannel
AFE must be designed.
Future analysis for higher order CT Σ∆ modulator must be done in order to re-
duce the OSR.
In a short term, the layout for the DT Σ∆ modulator and its test card must be
developed.
Other work to continue with this development are:
• Add a digital processing algorithms for artifacts removal
• Add a transceiver
• Include a programmable gain amplifier in the overall device
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